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Abstract
An extensible, scalable stack-based microprocessor architecture is developed and
discussed. Several unique features of the architecture, including its non-memory
oriented interface, and its use of a stack for holding and executing code, are
detailed. A programmed model is used to verify the architecture, and a hardware
implementation of a small-scale version of the architecture is constructed and
tested. Notes for future implementations are provides. Possible applications based
on the latest technological trends are discussed, and topics for further research
into the architecture are listed.
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1 Introduction
1.1.0 Background & Goals
The proliferation of low-cost microprocessors has made the task of selecting a
processor for a particular application more complicated. System implementers
may choose a general-purpose processor which provides the functionality
necessary for the application, or they can design a custom processor. By selecting
an off-the-shelf system, costs are kept low, time is saved, and a certain level of
compatibility is established. However, the processor is not necessarily optimized
for the application, and there may be features which go completely unused.
Developing a custom processor would alleviate these problems, but would be
expensive in terms of time and money, and would lack compatibilitywith existing
systems and tools. A better solution would be to base a new system on a simple,
standard processor which provides a core set of computing services and excellent
scalability and extensibility. This thesis develops and demonstrates an architecture
which incorporates these basic goals.
Additionally, the architecture has been designed such that it is fabrication
technology independent. In modern microprocessor design, there are two
approaches to improving performance; the fabrication technology used to produce
the processor can be improved, or the internal, logical architecture of the processor
can be changed. Certainly, the two approaches can be used in conjunction to
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further performance, but doing so ties logical features of the architecture to the
technology, a situation which could impede implementation of the architecture
in other technologies. The architecture developed here is implementation-
technology independent to allow its fabrication in any technology, a feature which
is demonstrated.
1.2.0 Definitions
In this context, scalability refers to the fact that design variables such as the word
size, amount of internal storage or buffering, and portion of the defined instruction
set which is implemented in the processor are not rigidly set by the architecture.
Instead, these variables would be determined by the processor or system
implementer to meet the needs of the application.
Extensibility refers to the architecture's ability to support implementation-specific
extensions to the instruction set or supporting hardware. This allows the system
designer to take the basic architecture and add capabilities supporting the specific
application.
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1.3.0 Overview
In order to provide a basis for the development of the architecture, several issues
of processor design are discussed relative to current solutions. From this discussion,
various aspects of the architecture are introduced. A detailed discussion of the
architecture follows. To put the architecture in perspective, it is compared to
some similar systems.
A VHDL model of one possible implementation of the architecture has been
created and used to test various aspects of the architecture. A different
implementation has been performed in hardware to demonstrate the architecture's
implementation flexibility. Both of these implementations are detailed and
discussed.
Finally, the unique nature of the architecture requires that topics such as
programming (and the software tools to support development), external interfacing
and implementation will be discussed. Applications for the architecture will be
briefly outlined.
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2 Design Issues
2.0.0 Basic Services
The purpose of developing a new architecture is to provide solutions to computing
problems. As discussed above, an application-specific solution has the drawback
of being limited to just one purpose, a restriction whichmay not prove economical
against the high cost of producing a new processor. Since the goal of this architecture
is to provide basic computing services while not imposing the restrictions on
design found in either general-purpose or application-specific processors, it is
necessary to define what these basic services are.
All computing units must be able to accept data and instructions, apply the
instructions to the data, and produce results. To be able to accept input and
produce output, the processor must have an interface between its internal and
external environment. The specification of this interface is critical to the systems
implementer, because it determineswhat types of external devices canbe connected
to the processor, and what protocol they will use to communicate. To make the
architecture as extensible as possible, a simple protocol and interface scheme is
required.
The selection of instructions for data processing will determine what types of
computational problems the processor can efficiently handle. Early in computer
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development, complex instruction set computers (CISC) provided instructions to
handle a wide variety of computing tasks. The belief was that by providing
powerful and flexible instructions in hardware, programmers would be able to
spend more time writing applications, and less timewriting subroutines to perform
basic tasks. CISC machines provided this capability at the expense of complex
decoding and instruction execution mechanisms. As programmers became more
reliant on compilers than hand assembly, fewer of the complex instructions were
used, since the compiler tends to convert source code in the most genericmanner
to improve efficiency. As such, if the programmer wrote a routine in a high-level
language to perform the same function as an existing processor instruction, the
compiler would assemble it from simpler instructions rather than use the single,
more complex instruction.
The realization of this fact lead computer architects to devise reduced instruction
set computers (RISC), an architectural paradigm inwhich only basic instructions
with few addressing modes are provided. The task of creating more complex
instructions is left to the compiler. The instruction sets of these computers provide
a goodmodel for the development of a basic instruction set.
An Extensible, ScalableMicroprocessorArchitecture
2.1.0 Input/Output Performance
The first task is for the processor to be able to input data and instructions. The
optimal way to do this is to be able to process a continuous stream of data and
instructionswhile producing a continuous output stream of results. Some systems
which attempt to do this include systolic arrays and certain digital signal processors.
Both of these rely on the regularity of the data and consistency of the instruction
execution cyde to achieve high performance. However, this is generally not possible
since instruction execution is often conditional, and data may reside in the
processor's internal or the system's externalmemory in an almost random order.
Systolic arrays are able to achieve high performance by repeatedly executing an
instruction sequence on datawhich is continuously shifted through each processor
in the array [3, 2.18]. In this mode of operation, the instruction sequence is either
hard-wired into the processor, or loaded before data processing begins (assuming
a reconfigurable array, of course). Once processing begins, no special instructions
are required to read or write data; it simply
'flows' in and out of the processor.
This is, in a sense, an implicit addressing scheme. This model does not allow for
conditional code execution or any change in the code sequence during execution,
thereby reducing the number of applications for which the array is useful to a
very few. However, it does demonstrate the power of implicit addressing. In
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order to make the process more generic, it is necessary to provide a means of
loading and internally storing data, and then operating on the data with instruction
sequences which are not necessarily static for the duration of the computing task.
This can be accomplished by using a stack. This is a last-in, first-out (LIFO) data
structure which requires no addressing or special instructions for loading data
(unlike the register-basedmodel commonly found in CISC and RISC processors).
Instead, it is only necessary for the input system to be able to differentiate data
and instructions, so that they can share the same input/output (I/O) pathways,
an important consideration both in terms of logical integration and the physical
limitations of implementation. All that is required to do this is a single bit. If we
consider this bit to be set when representing an instruction and cleared when
representing data, then it is possible to load data and process it from a single
stream of words from an external source; the nature of this source is irrelevant to
the function of the processor. Any word arriving at the input with a cleared
instruction bit (the formal name for the flag bit) is implicitly pushed onto the
stack, while a word arriving with a set instruction bit is directed to the execution
unit.
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2.2.0 System Interfaces
The goal in designing the interface to the processor is to provide the lowest
common denominator upon which more powerful interfaces can be constructed.
Two elements are required; a data path and a means of providing control
information, i.e. handshaking between the components.
The data path may be either serial or parallel. Serial systems provide simplicity
in terms of interconnection, but are slower than parallel systems. Additionally,
since processors generally handle data in parallel mode internally, less hardware
is required to implement the interface.
To provide handshaking between systems, a standard arrangement requiring
handshake input and output signals on both devices can be used. The protocol
for handling communications is the important consideration, and needs to be
verified for proper operation. A Petri diagram with initial markings for the reset
(no I/O occurring) state is presented below (Diagram 2.1):
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IHi (+)
Outdata
OHo)
Diagram 2.1- I/O Protocol
Symbols
I H i Input handshake (for input, from sender, arrows denote edges)
IHo Output handshake (for input, from processor)
OHo Output handshake (for output, from processor)
OHi Input handshake (for output, from sender)
Outdata Processor internal signal to send data
Dav Processor internal signal to indicate data available
Dack Processor internal signal to acknowledge acceptance of data at port
The protocol calls for the sender to raise its output handshake (IHi) and hold it
while the data on the bus is valid (the data should actually be valid prior to the
assertion of the handshake so that the receiver can use the handshake to latch the
data into an input buffer, if necessary). The sender must continue to hold its
handshake until the receiver replies with its own handshake (IHo). The receiver
then holds its acknowledgment handshake until the sender drops its handshake,
after which the receiver can drop its own.
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This protocol can be used on both uni- and bidirectional busses. With a
unidirectional bus, there is no possibility of collision, so the protocol need not
address collisions. In the event the bus is bidirectional, some type of collision
detection is required. In keeping with the goal of providing only the most basic
definition in the architecture, no collision detection or handling protocol will be
specified. If an implementation requires a more robust system, one can be
implemented externally. To mandate a protocol would increase complexity for
all cases, even those forwhcih collisions are not a possibility.
Note that the protocol is not deadlock-free. If either party fails to respond to a
handshake, the system will freeze. Again, defining a protocol to handle lock-up
increases complexity for all implementations, even those where deadlock is not
an issue. Instead, deadlock should be considered a system error condition.
2.3.0 Program Execution Model
As discussed above, data and instructions can be loaded into the processor using
the same protocols. Using a stack, data can first be loaded and then processed by
instructions from the same incoming stream of words. This format for expression
handling is known as Reverse Polish Notation (RPN), and is the most efficient
way to evaluate arbitrarily complex expressions. The question of how the
instructions are added to the data stream remains to be discussed.
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Standard processors begin fetching instructions from memory when they are
started. These instructions are located in blocks in memory, and the instructions
in each block are sequential. The processor is able to branch or jump within and
between blocks by executing specific branching operations, often based on the
current state of the processor. Since no memory interface has been defined in this
architecture, this process is not directly possible. Instead, this architecture relies
on an external program controller (PC) to feed instructions and data to the processor
in an executable stream. The nature of this controller is not specified, since itwill
define what the system does. However, the interface to the processor for the
controller is clearly defined and standard, so that processors and controllers can
be interchanged.
With such a controller, a standardmemory interface could be created and programs
inmemory could be executed as with any other processor. The controller would
handle reading and writing data to memory, and would be able to perform
branches and jumps. This is made possible by allowing additional instructions to
be defined (the architecture's extensibility), and by providing the processor's
internal status to the PC though a set of dedicated signals.
Building a system in this way has no clear benefits over a traditional processor;
in fact, if the processor and the PC are physically separated, performance would
certainly be much less efficient than a traditional
system. The main reason for
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this is the time required to execute branches. This is one of the largest problems
in any architecture, but even more so here due to the extra time required to
communicate the processor's status before a conditional branch.
Recent processors often address this issue through the use of branch prediction.
A prediction about the outcome of the branch is made, often with the help of
information encoded in the instruction which indicates the most-often taken path
(this is the method used in processors such as the IBM/Motorola PowerPC [7,
1.4.1]). If the prediction succeeds, nothing is lost in execution, while if it fails,
the processor's pipeline often needs to be flushed causing a decrease in performance.
This architecture does not allow for easy pipelining because of the inherent data
dependency caused by the use of a stack. However, conditional branches will
still lower performance. To improve the situation, it would be useful to move
code fetch and execution inside the processor under certain circumstances. This
can be accomplished by providing a means of loading a code segment, which
will possibly be repeatedly executed, into the processor, and then executing it
without interaction from the external controller.
Since there is no addressing scheme built into the processor, it makes sense to
implement a second stack which will be used to hold the code as it is loaded. A
special instruction is required to begin the load process (otherwise incoming
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instructions are immediately executed); execution of this instruction places the
processor into a mode which directs incoming instructions to the second stack
(the Instruction Stack or IS) until an escape instruction is executed to return the
processor to normal mode. Note that incoming instructions are still tagged with
the instruction bit and that data can still be loaded concurrentlywith instructions,
since itwill be directed to the Data Stack (DS).
Once the IS has been loaded, instruction execution can be switched from the I/O
ports to the IS. Instructions are then executed from the IS until an instruction is
reached which stops IS-based execution. During execution, the IS behaves like a
stack only in that the stack pointer is used to locate the next instruction. Instructions
formodifying the stack pointer, and thereby allowing branching and looping, are
necessary.
Instructions executed from the IS act upon the DS in the same manner as instructions
coming from the I/O system. Data can also still be loaded implicitly during
stack-based execution by passing it to the I/O system as during normal execution;
an arriving word is treated as the top-of-stack (TOS) item, as it would be if it
were pushed onto the DS. This allows continuous data processing without any
explicit data-load instructions being executed, a clear advantage over standard
processors for certain applications. However, an instruction to perform an explicit
data-load operations is also required for programmed reading of data.
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2.4.0 Additional Architectural Issues
The above discussion provides a core definition for an extensible, scalable, stack-
based architecture for which the name Implementation Extensible Architecture
(IXA) has been chosen.
The remainder of this section discusses some other aspects of the architecture
which are less critical to the overall definition, yet require some discussion. A
complete, stand-alone definition for the architecture is provided in Appendix A.
2.4.1 Stack Sizes
The size of either of the internal stacks is not dictated by the architecture. Instead,
it should be based on the requirements of the application.
Stack usage for an implementation of this architecture falls into one of two classes.
First is that of single frame usage. In this class, it is used as a traditional LIFO
stack, which requires only a small amount of space. Extensive tests have been
performed to determine the optimal size of a Data Stack [5, 6.4.1]. These tests
show that a stack size of 32 elements is sufficient for all but the most deeply
recursive programs.
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The second class of usage is withmultiple, simultaneous stack frames on-chip (it
is also possible to have a single small stack and swap its contents to an off-chip
memory). The stack should be large enough to support the required number of
frames. The external program controller (or a program running from the instruction
stack) must keep a set of stack pointers to reference the frames. These may either
be stored externally or on the DS, so a master pointer space may also be required.
The size of the Instruction Stack is entirely dependent upon what applications
will be run and how the stack will be used by them. If the entire program is to be
loaded, the stack may need to be large; 32 kilobytes has been found to be a very
reasonable size for programs encoded in eight bits [5, 4.1.1] when run from
external memories. Alternately, the IS could be used to store often repeated
subroutines to gain a performance boost. Finally, it may only need to execute a
small, very simple operation (as in a systolic array application), requiring aminimal
stack size.
Another issue affecting the size of both stacks is the word size selected for the
implementation, since this determines the maximum number of elements on the
stack which can be directly addressed. Instructions must be provided to access
elements on the stack other than TOS, since only being able to access the first
element limits the complexity a program is able to achieve. Just as with a
machine
An Extensible, ScalableMicroprocessorArchitecture 15
organized around a memory subsystem, the amount of memory which can be
accessed is limited by the width of the address storage and transport system,
which is the stack in this architecture.
The word width of the IS is also related to the word-size issue. The DS must
support the full word width to handle data, but the IS only needs to hold
instructions, which are only 8-bits wide. The only cases where a wider IS is
necessary are when the IS will be used to store data or constants inside a code
module for repeated use during execution, or when the implementation uses an
extended instruction format to support instructions outside the definition. To
handle all cases, it is recommended that the IS beword-width.
2.4.2 Interrupts
Many applications require the ability to interrupt processor activity to perform
special, usually time-sensitive operations. This is particularly important when
external, asynchronous devices are involved which are running slower than the
internal speed of the processor; it is more efficient to continue normal operations
than to wait for the device to become ready.
Normally, interrupt handling is a matter of stopping the normal instruction fetch
cycle, saving the state of the processor (so the interrupting process has complete
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use of the processor, and the interrupted process can be completely restored
afterward), and beginning execution of the interrupt handling code. With out a
standard instruction fetch cycle, IXA requires a different approach.
Interrupts are handled through a priority-based request system. When an interrupt
is signalled, the processor stops it current activity and signals to all external
program controllers that an interrupt has occurred at a particular level. Four
interrupt levels are directly supported; three are maskable using an interrupt
mask code stored in the processor's status register. An interupt request succeeds
if its level is greater-than or equal to the mask level. This means that level 0 is
non-maskable.
Once the interrupt is accepted, the processor pushes the status word onto the DS.
This is the only item pushed as a matter of maintaining high-performance and
simplicity. If the interrupting process modifies any other system varibles such as
the stack pointers, IO Mode information, or either of the stacks, it is responsible
for properly restoring them, if necessary. The basic restoration process is to clear
the interrupt and then restore that status word.
The current interrupt level is communicated to external processors through a set
of dedicated signal lines; the information is not stored in the status word. As
soon as the interrupt is accepted, external devices should stop sending information
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to the processor until the interrupt condition is cleared. This prevents data loss
and gives the interrupting device complete access to the processor.
When the interrupting device is through with the processor, it should restore the
state and clear the interrupt status. Note that state restoration is left to the
interrupting device. This is because an interrupt is handled more as an indefinite
transfer of control to another device than one which has some expectation of
ending.
An interrupted process can itself be interrupted. The same process as above is
performed in such a case. Note that care needs to be taken not to clear the
interrupt status under these circumstances as this will preclude proper nesting of
interrupts. Instead, a process interrupting another interrupt process should first
determine whether an interrupt condition already exists, and, if it does, either
wait for the interrupt to complete, or not clear the interrupt status upon exiting
its routine.
Interrupt handling at the processor may not be as efficient as handling it at the
program controller when the processor is not executing from the stack, since it is
the program controller which is sending the instruction stream to the processor
and needs to be interrupted. Even if the processor is executing instructions from
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the stack it is possible to handle interrupts at the PC since instructions arriving at
the ports have a higher priority than those coming from the stack (in other
words, this can be used as another form of interrupt mechanism).
2.4.3 Levels of Implementation
The development of the computer industry over the past ten years has demonstrated
that no one computer system is correct for all applications. However, there are
many instances where one architecture can be applied to a variety of situations
on different scales. To address this issue, the IXA has been divided into three
levels of standard implementation. Each of these supports a subset of the features
defined by the architecture, and, in doing so, a subset of the instruction set.
The first level, Level 0, supports only the most basic set of instructions. It has
only a minimal Data Stack. Without an Instruction Stack, there is no need to
support any of the stack-based execution instructions or modes. Interrupts also
need not be supported, since such an implementation would rely entirely on an
external program controller for direction, so the controller would be required to
deal with interrupts. Applications for such a designwould be primarily found in
array processing where the data-passing capabilities of the processor could be
coupled with a shared instruction-feed mechanism, as is found in many Single
Instruction,Multiple Data (SIMD) machines.
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A Level 1 systemmight be applied where some amount of autonomous instruction
execution is required, for example in a reconfigurable array inwhich each processor
may perform a different operation.
Level 2 represents the complete architectural definition. All aspects of IXA and
its instruction set must be present in such an implementation. A full implementation
with large Data and Instruction Stacks could be used as a stand-alone computing
system, or as a powerful coprocessor.
The three levels form a layered model of the architecture:
;'J
Xit
'
::,'
m __
Level 0
i :Level 1
TTnnnTl
Level 2
*_! 1 11 1 1 irrc**
Extensions to Level 0
Extensions to Level 1
Extensions to Level 2
Diagram 2.2 - Architectural Levels
This model does not directly depict the fact that each layer is also extensible, so
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an implementation may support either some instructions of the layer above, or
some extended instructions unique to the implementation. This can be graphically
shown in a similar manner:
:Defined:;
Extensible
Diagram 2.3 - Architectural Layers of Definition
The three layers shown in Diagram 2.3 apply to each level defined above. The
Mandated area represents the instructions and architectural features required for
a particular implementation to be compliant with one of the levels. The Defined
region contains features not required by a particular level, but defined for higher
levels, which can be implemented if necessary (a design may use some features
of a higher level without meeting all of the mandated requirements of that level).
Finally, the Extensible region covers all features not provided for by the architectural
definition at any level; these are features added by the systems developer.
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When these two views of the architecture are combined, it becomes clear how
flexible it iswith respect to implementation. It also shows howmuch responsibility
is placed on the system implementer to integrate the processor into the total
system.
The concept of developing an architecture in many levels is not new. A similar
approach was used in the design of the Intel 80960 architecture [8, p. 2]. This
architecture directly supports three layers representing core, numeric and protected
functions. A fourth layer, the extended architecture, is reserved by Intel for its
own extensions. Limiting extended features in thismanner reduces the processor's
appeal as a generic solution to a specific problem.
2.5.0 Instruction Set Design
With the important features of the architecture defined, an instruction set can be
developed. Since the architecture is based on that of a stackmachine, many of the
instructions will naturally be similar to those found in stack-based computers.
The major differences are that (1) the I/O interface is significantly different, and
(2) the lack of a code fetch mechanism and the use of a stack for the internal
execution of code require special consideration.
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The basic functional areas whichmust be addressed for this architecture are:
Arithmetic & Logic - basic logical functions, shifts, and arithmetic operations.
I/O - providing ability to read and write data under programmed control.
Control - handle setting and reading of processor status information.
Program Execution - allow for conditional execution of code, branching.
These operations are similar in many cases to Forth language primitives. The
Forth language was developed to provide efficient execution of code based on a
stack machine model. The core set of operations performed on stacks can can be
easily described in terms of Forth operations, which provide a point of reference.
Also, since Forth maps directly to a stack machine, it should not be difficult to
develop a compiler to translate Forth to this architecture. The references throughout
this document to Forth are aimed at showing this inherent level of compatability.
For more information on the Forth language as it relates to stack machines, see
[5, 3.3].
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2.5.1 Arithmetic & Logic Instructions
The selection of which arithmetic and logic operations to implement is based
primarily upon the examples set by many architectures. The Arithmetic & Logic
Unit (ALU) does most of the useful work in the processor, and there are several
basic operations which are universal. Additionally, some consideration needs to
be given to the types of applications the processor may be used for, namely data
processing in which logical and shift operations are useful. The following
instructions were selectedwith this inmind:
NOT bit inversion
AND bit disjunction
OR bit conjunction
XOR bit inequality
SLL shift left, logical
SRL shift right, logical
SLA shift left, arithmetic
SRA shift right, arithmetic (sign extend)
SLR shift left, bit rotation
SRR shift right, bit rotation
ADD signed addition
SUB signed subtraction
MUL signed multiplication
DIV signed division
An Extensible, ScalableMicroprocessorArchitecture
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A few notes about instruction selection:
a. All arithmetic operations take signed (two's complement) values as
operands.
b. XOR was selected as an independent operation even though it can be
performed through a combination of lower-order operations because it is
useful in performing operations such as the Cyclic Redundancy Check
(CRC) found in data communications.
c. The MUL and DIV operations will not return values outside the defined
single-word range of the implementation. This means that not all possible
inputs generate results in range. This is in keeping with the minimal
approach. Requiring a complete answer to be produced requires the ability
to handle double-words, which in turn requires more hardware just to
support two instructions. Further, since no other instructions handle double-
word values, a programmer making use of the entire double-word result
will have write additional code to use inwith addition or logical operations,
or even store or manipulate it on the stack. It seems better, then, if additioanl
code is required anyway, to provide basic multiply and divide operations
which can then be extended by the programmer to handle double-word
results.
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As a stack machine, the ALU will take its operands from the top of stack (TOS)
(one or two operands, as appropriate), and return a result to the TOS; the
operands are destroyed in the process. In cases where there are two operands, it
may be useful to keep one for additional calculations, like a constant function on
a hand calculator. In many applications a constant is often applied to an entire
data set. To facilitate this, operations which take two operands have two modes
of operation: normal and constant mode. To denote constant mode, a 'C will be
appended to the standardmnemonic. The operations supporting constants are:
ANDC
ORC
XORC
ADDC
SUBC
MULC
DIVC
A final operationwhich can be classified as an arithmetic operation is a comparison
operation. Generally, comparison operations are simply subtractions in which no
result is stored. In a stack machine, the disposition of the operands is in question.
The program may require that both operands be destroyed, that one be saved (as
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in constant mode above), or that both be saved so that an additional, conditional
operation be performed on them after the comparison. As such, three compare
operations are provided:
CMP compare, destroying both operands
CMPC compare, destroying only the operand at the TOS
CMPN compare, preserving all of the operands.
To flag the result of an operation, a standard set of flags is used:
N (Negative Hag) - result was negative
C (Carry Flag) - a carry occurred
V (Overflow Hag) - arithmetic overflow occurred
Z (Zero Hag) - result was zero
The N flag is set when the most-significant bit (MSB) of the internal word-size
(i.e. after the external instruction flag bit is discarded) is set, as it is for all negative
two's complement numbers. The C flag is setwhen an arithmetic operation causes
a carry-out to occur, or when a bit which is set is shifted out during a shift
operation. The V flag is set on and add or subtract when the last two carries are
not the same (indicating the result was out of the representable range), on a
divide if the resulting quotient is outside the representable range, or on an arithmetic
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left shift if the shifted-out bit is not equal to the resulting MSB. Zero is indicated
when all bits of the result are zero. The flags are only set by ALU operations or
direct manipulation of the status register; other operations which simply
manipulate items on the stack do not affect the previous settings of the flags.
2.5.2 Stack Manipulation Operations
Just as register-based processors have operations to move data to, from and
among registers, a stack machine has instructions which move data to, from and
within the stack. For this architecture, only a very basic set of operations is
provided, from which many standard stack manipulation operations can be
derived.
The most basic operation on a stack is to push items onto it, and pop them off.
This is handled essentially transparently by the processor, which automatically
pushes data items, and pops operands to instructions as necessary. The READ
instruction, a programmedmethod of pushing data, aswell as thewrit instruction
for outputting data, are discussed in section 2.5.3.
Another way to remove data from the stack is to adjust the stack
pointer such
that it points to the second item in the stack, thereby moving the top of stack.
Doing this does not actually delete the old item; it simply becomes invisible to
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the next operation. In Forth, this operation is DROP (in Forth's virtual machine
environment, the item is destroyed). By allowing the stack pointer to be changed
by two positions, Forth's DR0P2 can be executed. This leads to the development
of the ADJ instruction, arguably the most powerful instruction provided by the
architecture.
Since there is no defined stack size, how adj is used is relative to the
implementation's stack size. Using the ADJ instruction, it should be possible to
move the stack pointer by any offset, allowing any number of items to be dropped.
On a small stack, adjusting can be used to simulate a register-based system by
relatively addressing the various stack elements. On a large stack buffer (several
hundreds or thousands of bytes), this addressing can be extended to allow multiple
simultaneous stack frames, each of which could be accessed by adjusting the
stack pointer. The effect of this is to allow multiple processes or separate data
storage areas to use the stack memory without having to flush one processes
stack frame prior to another's activation, as is common with other stack machines.
The ADJ instruction applied to the IS (using the mnemonic ADJI) provides the
capability to perform relative branches or jumps in the executing code. As with
the DS, multiple active frames, in this case containing executable code, can be
loaded. These frames may contain only subroutines used by one program, or
complete processes, depending on the size of the stack and the application.
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In standard architectures, branches are usually made conditionally. To facilitate
this (as well as allow adjusts made on the DS to occur conditionally), a condition
codemay be spedfiedwith the adjust. See section 2.5.7 for a discussion of conditional
operations.
Two other stack manipulation operations provide the ability to move data on the
stack. Unlike a register-based machine inwhich all valid data items are available
to an operation, only the items at the TOS are available in a stack machine. The
ADJ operations can be used to change the location of the TOS, but not affect the
ordering of items relative to each other. A common operation required to do this
is the SWAP function which exchanges the top two items on the stack. Note that
this operation requires that two items be written to the stack in one processor
cycle; no other instruction requires this, and special hardware may be required to
implement the instruction. However, SWAP was found to be among the ten most-
common instructions in Forth programs [5, 6.3.1].
Another common instruction in Forth is the dup operation which makes a copy
of the TOS and then pushes it. This is generally used to maintain a data item
whichwould be destroyed by a later operation. This functionality is partly provided
by the constant mode provided for arithmetic operations, but not for other
instructions taking operands from the DS. Related to DUP are the SECOND, THIRD
and successive instructions which take their respective stack elements and push
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new copies onto the stack. The generic form of these instructions is the PICK
instruction which takes an operand naming a particular element on the stack to
copy.
To provide this capability, the architecture has the GET instruction. The basic GET
instruction takes an offset encoded within the instruction from the TOS, allowing
one of the top 16 stack elements to be copied to the TOS with a single instruction.
LGET takes the offset as an operand from the DS, allowing access to
2word-size
elements. GET 0 provides the DUP operation, as does LGET 0 (for LGET, the
offset is calculated after the operand containing the offset information is popped
from the stack so that GET and LGET operate interchangeably for the top 16 stack
elements). Note that by using the GET operations, operands can be fetched from
anywhere in the stack to the TOS, and, after a non-constant mode operation is
executed on them, the only change to the stack is the result of the operation
which is at the TOS. This allows several operations against a data set stored on
the stack to be performed (albeit inefficiently).
Two additional instructions which operate on the stacks are PUSH and PUSHI.
These allow data from one stack to be transferred to the other. PUSH pops the
next item on the IS and pushes onto the DS. PUSHI Performs the reverse operation.
PUSH is useful for allowing constants to be placed inside a code module that will
be loaded into the IS so that they may be pushed onto the DS at the appropriate
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time (or multiple times) during program execution. PUSHI allows the IS to be
used for storage of results (which can be recovered with PUSH or written with
WRITI). Note that executing PUSHI from the instruction stack has the possibly
deleterious effect of causing the PUSHI instruction on the IS to be overwritten
with the pushed data, which will then be executed as the next instruction. The
instruction's ability to be executed under these conditions is of questionable value.
2.5.3 Input/Output Instructions
In addition to the implicit push operation performed when data arrives at a port,
it is also useful to be able to read data from a port under programmed control,
particularlywhen the default prioritization of the data does not meet the program's
requirements. To allow this, there is a READ instruction which allows a single
data item to be read from a specified port and stored on the DS. A read will
cause the processor to halt until data is available at the specified port.
To output data, the WRIT instructions are provided. The basic instruction pops
the top element of the DS and sends it to the named port. As with arithmetic
instructions, a constant mode of operation is provided (WRITC) so that only a
copy of the data item is written; the original remains on the stack. Finally, the
WRITI instruction is used to write the next element in the IS to a port. Note that
there is no constant mode of operation available for the IS, since to execute such
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an operationwould cause thewritten data item then to be executed as an instruction.
The purpose of the instruction is to provide the ability to encode constant data as
an instruction (so that it can be read directly to the IS) which can then be written
directly to a port during IS-based execution.
2.5.4 Control Operations
Control operations provide an interface between the state of the processor and
the program executing on the processor by allowing that state to be read and
modified directly. Several registers are provided to do this. There are two stack
pointer registers: one for the Data Stack Pointer (DSP), and one for the Instruction
Stack Pointer (ISP). These registers are at most word-sized, butmay be smaller as
required by the implementation. The Input/Output Control Register (IOCR) has
at most eight bits. The even-numbered bits (0,2,4,6) represent the setting of the
word-size-plus-one bit of the output ports, normally the instruction bit. Itmay be
used to pass instructions to other processors or as a separate signalling line. The
odd-numbered bits represent the lock-out status of each port; the bit is set for the
port if the port is locked (meaning no input is possible on the port, although
output is still possible). Finally, the Status Register (SR) contains the processor's
Status Word (SW). The eight bits in this register represent the following (from
LSB to MSB): Zero flag (Z), Overflow flag (V), Carry flag (C), Negative flag (N),
Interrupt Mask bits 0 and 1 (MO,Ml), and the internal status bits 0 and 1 (SO, Sl).
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Access to all of these registers is provided through a group of control instructions.
When a register is read, its contents are pushed onto the DS. The instructions to
do this are:
PSW Push StatusWord Register
PIO Push I/O Control Register
PSP Push Stack Pointer (DS)
PSPI Push Stack Pointer (IS)
When PSP is executed, the value of the stack pointer which gets pushed is the
value prior to the push operation (since the DSP is decrementedwhen the value it
pushed). If PSPI is executed from the IS, then the value of the ISP which is
pushed is that after the PSPI instruction has been popped.
Once a value has been pushed, it may be modified and then used to set the
register (or a new value may be loaded and used to set the register). The instructions
to set the control registers are:
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SSW Set Status Word Register
S IO Set I/O Control Register
SSP Set Data Stack Pointer
SSPI Set Instruction Stack Pointer
SSP and SSPI are different from the other register-setting instructions in that
they can be executed conditionally. This is because, like adj, they can be used to
modify program flowwhen applied to the IS.
Another control instruction which does not access any user-register is Clear
Interrupt (CLRINT), which sets the interrupt status to normal. The copy of the
status word pushed onto the DS when the interrupt occurred is not restored by
this instruction; this must be done programmatically. Also, since this instruction
simply clears the interrupt status, an interrupt process whichwas itself interrupted
is not restored properly if the interrupting process executes CLRINT. If this is a
problem, then either the SSW instruction should be used to set the interrupt mask
to lock out further interrupts, or a semaphore system should be established.
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2.5.5 Program Execution Instructions
To load, enter and exit programs executing internally (using the IS), several
instructions are available. They are:
LOAD Enter loading mode; pass incoming instructions to the IS
RESUME Return to normal mode from loadingmode
EXEC Begin stack-based execution
HALT Stop stack-based execution
LOAD places the processor in loading mode so that incoming data tagged as
instructions are pushed onto the IS instead of being executed. This continues
until the RESUME instruction is encountered, which causes loading to cease. Note
that the RESUME instruction is not pushed onto the IS, and, further, it would
never be executed from the IS even if it were pushed there using PUSHI (LOAD
can be executed from the IS causing a mode shift from executing to loading
which would be terminated by an incoming RESUME).
EXEC causes instruction execution from the IS to begin. This can be executed
conditionally (allowing for conditional subroutine calls, assuming the subroutine
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is stored on the IS). Note that an EXEC canbe simulated by using the SSW instruction
to change the processor mode to executing (or to loading or normal, for that
matter). This would not be conditional and would modify the DS. Stack-based
execution continues until the HALT instruction is successfully executed. This is
also conditional, allowing conditional exit from a subroutine.
Two further program-execution commands, NOP and TTRA are defined. NOP, or
No Operation, does nothing except require one cycle to execute. This may be
useful for providing delayswhen I/O between the processor and another processor
or program controller is slower than the processor's speed. TTRA, or Toggle Trace
Mode, toggles the processor's trace mode bit. When this bit is set and the processor
is in executing mode, execution stops after each instruction (the mode is forced
back to normal mode, a change which is visible in the status word). Execution
may be resumed with the EXEC instruction. This allows for program tracing
during debugging. It could also be used to allow explicit control or synchronization
with an external controller during stack-based execution.
2.5.6 Extended Instructions
Room is left in the basic instruction encoding for additional instructions to be
defined (see section 2.5.7). To eliminate the inherent limitation on the number of
instructions that can be defined based on the default instruction size, an escape
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instruction, EXTOP, has been defined. This causes the entire next word to be
interpreted as an instruction. EXTOP takes its operand from the IS, so that the
next word is either the next word tagged as an instruction arriving at an I/O
port, or the nextword on the IS during stack-based execution .
An implementation may choose not to use EXTOP, butmight instead use a wider
instruction field for all instructions. This allows extended instructions to use the
additional codes provided by the wider word size.
2.5.7 Instruction Encoding
With the instructions defined, it is possible to encode them. There are two goals
to be met with the encoding. First, the instructions should be kept as small as
possible. A single-word instruction can be loaded in one cycle,where asmulti-word
instructions require more time to load and more space to store. The second goal
is to also provide as much pre-decoded information as possible in the instruction
format to reduce the amount of hardware required to decode the instruction.
To meet the first goal, a word size must be chosen. It may be argued that eight
bits is the smallest useful word size, as it is commonly found in analog/digital
applications (although a larger word size may need to be supported internally to
effectively work with such data). Sixteen-bit operations can be simulated fairly
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easily with eight-bit words, and eight-bit words can be conveniently stored in
memory (in the case of this architecture, although a ninth bit is required to mark
instructions, this is not a problem since 9-bit memory modules are common for
use in parity-checking systems).
Using an 8-bit word for an instruction allows a possible 256 instructions to be
encoded. The architecture only calls for 54 instructions (plus a certain number to
be set aside for extended operations). Since there are extra opcodes available, it is
possible to provide some horizontal encoding, that is, some pre-decoded
information in the instruction field.
After some intial experimentation with encoding schemes, an encoding method
was selected. It calls for the first two or three bits of the instruction word (not
including the instruction bit) to be used to determine the group to which the
instruction belongs. These group prefixes are:
OOxxxxxx
OlOxxxxx
Ollxxxxx
lOxxxxxx
llxxxxxx
Extensible Architecture Group
Arithmetic Group
Control Group
Stack & IO Group
Stack Pointer Adjust Group
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By reserving the 00- prefix for extended instructions, a total of 64 opcodes are left
for instructions in the same compact format as the rest of the instruction set (the
first opcode, 00000000, is reserved as an escape to indicate that the entire next
word is an extended instruction).
The Arithmetic and Control Groups (see Table 2.1) are the most straight-forward
in that they are fully encoded with no variable subfields. The 10- prefix is used
with nine instructions which generally have some variable information encoded
into the lower bits of the instruction (the exceptions being the PUSH, PUSHI and
SWAP instructions which are fully encoded). One of the 10- group instructions is
GET, which has a four-bit operand field to allow single-instruction access to 16
words on the stack; LGET is provided to access any element of the stack.
The 11- group instructions all contain a three-bit condition field (as do the HALT
and EXEC instructions in the 011- group). As discussed above, these instructions
can be executed conditionally as a means of providing control over program
execution. Only three bits could be provided for encoding conditions, so it was
important to decide which conditions should be allowed. The starting point for
the selection process was the condition set provided by the Motorola MC68000
family ofmicroprocessors [6, Table A-2]. For that architecture (a CISC architecture),
sixteen conditions are available. To determine the static frequency of usage of
these conditions in actual applications, code resources in several Macintosh
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applicationswere lexically scanned for branch statements and the results compiled.
The abbreviated results are given below (complete results are listed in Appendix
B):
Condition (operation) Total Found Percent of Total
Any (BRA) 257 31
Equal (BEQ) 205 25
Not Equal (BNE) 178 21.7
Greater or Equal (BGE) 37 4.5
Less or Equal (BLE) 37 4.5
Less Than (BLT) 28 3.4
Greater Than (BGT) 23 2.8
Plus (BPL) 16 1.9
Carry Set (BCS) 10 1.2
Minus (BMI) 10 1.2
Carry Clear (BCC) 6 0.73
High (BHI) 5 0.6
Overflow Set (BVS) 5 0.6
Low or Same (BLS) 3 0.37
Overflow Clear (BVC) _0_
820
_0_
100%
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Based on these results, as well as a need to provide relatively complete coverage
of possible situations (in other words, itwas necessary to provide some capability
to test certain flags, even though usage of such tests is rare), the following condition
codes were selected:
Condition Mnemonic Boolean Code
Any ANY 1 000
Equal EQ Z 001
Not Equal NE Z 010
Negative NEG N 011
Carry Set CY C 100
Overflow Set OV V 101
Greater Than or Equal GE NV+NV 110
Less Than or Ea;ual LE Z +NV +NV 111
Table 2.1 provides a complete listing of the instruction set:
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7 6 h_J 4 3| 2| 1 o Next Word
Extensible Arch. GrouD 0 Q instruction ?
EXTOP 0 0 0 0 0 0 | 0 0 instruction
Arithmetic Group 0 0 subf roup operation v:'V :'. -. -^7
Logical Subgroup 0 0 0 0 operation con -
NOT 0 0 0 0 0 0 1 _
AND 0 0 0 0 0 1 0 -
ANDC 0 0 0 0 0 1 1 _
CR 0 0 0 0 1 0 0 -
CFC 0 0 0 0 1 0 1 -
XCR 0 0 0 0 1 1 0 .
XOFC 0 0 0 0 1 1 1 -
Shifter Subgroup 0 0 0 fill du - ,
SLL 0 0 0 0 0 el _
SRL 0 0 0 0 0 1 -
SLA 0 0 0 0 1 0 _
SRA 0 0 0 0 1 1 -
SLR 0 0 0 1 0 0 -
SRR 0 0 0 1 0 1 -
Operations Subarouo 0 0 0 operation con -
ADD 0 0 0 0 0 0 -
ADDC 0 0 0 0 0 1 .
SUB 0 0 0 0 1 0 -
SUBC 0 0 0 0 1 1 -
MUL 0 0 0 1 0 0 -
MULC 0 0 0 1 0 1 -
DIV 0 0 0 1 1 0 -
DIVC 0 0 0 1 1 1 -
Compare Subgroup 0 0 1 operation -
CMP 0 0 1 0 0 0 -
CMPC 0 0 1 0 0 1 -
CMPN 0 0 1 1 0 1 0 -
Control Group (Direct) 0 0 operation -
PSW 0 0 0 0 0 0 -
SSW 0 0 0 0 0 1 DS
PSP 0 0 0 0 1 0 -
PSPI 0 0 0 0 1 1 -
PIO 0 0 0 1 0 0 -
SIO 0 0 0 1 0 1 DS
LOAD 0 0 0 1 1 0 -
RESUME 0 0 0 1 1 1 -
NOP 0 0 1 0 0 0 -
TTRA 0 0 1 0 0 1 -
CLRINT
r
0 0 1 0 1 0
Table 2.1 - Instruction Set
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Control (Conditional) 0 1 1 1 cp condition -
HALT 0 1 1 1 0 condition .
EXEC 0 1 1 1 1 condition -
Stack & IO Group 0 subgroup operation ?
IO Subqroup 0 0 0 operation port *
READ 0 0 0 0 0 port -
WRIT 0 0 0 0 1 port DS
WRITC 0 0 0 1 0 port DS
WRITI 0 0 0 1 1 port IS
Direct Stack Subgroup 0 0 1 operation ?
PUSH 0 0 1 0 0 0 0 IS
PUSHI 0 0 1 0 0 0 1 DS
SWAP 0 0 1 0 0 1 0 .
Indirect Stack Subqroup 0 1 operation -
GET 0 1 0 offset -
LGET 0 1 1 0 0 | 0 0 DS
Stack Ptr. Adjust Grp operation condition -
Relative Adi. Subqroup rrd stK cp condition <
7'
v
ADJ 0 0 off condition -
LADJ 1 0 0 condition DS
ADJI 0 1 off condition -
LADJ I 1 1 0 condition DS
Absolute Adj. Subgroup 1 stk 1 condition
SSP 1 0 1 condition DS
SSPI 1 1 1 condition DS
Table 2.1 (continued) - Instruction Set
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2.6.0 InstructionMandates for Each Implementation Level
The three implementation levels discussed above each have a set of mandated
instructions from the complete instruction set definition which are required to
make an implementation compliantwith a particular level. Note that instructions
which are implemented beyond these mandates are part of the Defined features
set for a level (except for Level 2, where all instructions are required so that any
further instructions supported by the implmentation are Extended).
The basic criterion for omission of an instruction from Level 0 is whether or not it
can be emulatedwith any other instructions in a reasonable way. To some extent,
implementation difficulty was also evaluated, based on experience in developing
the two demonstration systems discussed later in this document.
The instructions required for a Level 0 design are:
EXTOP (if used) PSP
NOT NOP
AND, ANDC READ
OR, ORC WRIT, WRITC
XOR, XORC PUSH
SLL, SRL, SLA, SRA, SLR, SRR GET
ADD, ADDC SWAP
PSW, SSW ADJ, ladj (if stack sizewarrant^
PIO, SIO SSP
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Several of these instructions are only required if the size of the stack makes it
appropriate to implement them. For example, LGET is only necessary if the stack
is outside the range of GET (sixteen elements). Similarly, ladj is required if a
point in the stack cannot be reached with two ADJ instructions (since ADJ will, at
most, require the equivalent of two instruction cycles due to the need to preload
the operand).
Level 1 builds on Level 0 by adding an Instruction Stack and the instructions
necessary to use it. Again, instructions which are dependent upon the size of the
stacks are implemented as appropriate. Also, instructions which can be emulated
are omitted. The list of required instructions for Level 1 (beyond those for Level
0) is as follows:
LOAD
RESUME
EXEC
HALT
PSPI
TTRA
WRITI
PUSHI
ADJI, ladji (ifiadcazewarrant^
SSPI
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3 Implementation & Testing
3.0.0 Overview
Since the architecture developed above is so flexible in terms of the configuration
of the actual processor implementation, choosing a particular implementation
limits what types of tests can be performed on the processor. If a minimal design
is chosen, then more complex features of the architecture are unavailable for
evaluation. Alternately, if a complex implementation is done, the architecture's
performance inminimal systems can not be judged.
In an attempt to demonstrate the architecture in a number of environments, two
implementations have been performed as part of this work. The first is a VHDL
(VHSIC (Very High Speed Integrated Circuit) Hardware Description Language)
model of a two-port, Level 2 implementation of the architecture. This model is a
behavioralmodel,meaning that only the functionality of the processor is addressed,
not how that functionality is internally achieved (i.e. a black boxmodel).
The second implementation is a logic design targeted at a Field Programmable
Gate Array (FPGA). This implementation is minimal, providing 1 port and Level
0 compatibility with the architectural
definition. The purpose of this
implementation is to demonstrate a physical fabrication, as well as show that
there are many target technologies capable of supporting
the architecture.
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3.1.0 VHDL Model
The purpose of creating a VHDL model is two-fold. First, it provides a platform
for simulation, and thereby verification of the architecture. Although the
architecture is completely defined on paper, without a verification model, there
is no way to know whether the given functionality is enough or too much to
solve actual problems; the VHDL model provides a means to test this. Second, it
provides coded documentation of the architecture's behavior. Initially, the effect
of this was to help clarify certain issues in the architecture which were under-
defined in the specification. In its completed state, the code provides a working,
tested definition of the architecture for future reference.
As a behavioral model, little thought was giving to accurately simulating the
exact means by which an instruction is executed, or the timing issues associated
with a particular implementation. Instead, the model was designed to be
implementation-technology independent. This allowed for a more accurate test
of the architecture separate from any special capabilities or problems associated
with a particular implementation technology. As such, any timings or operations
seen in the code are entirely arbitrary.
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The code was written, compiled and tested under Mentor Graphics version 8.2
design tools, including the Design Architect, VHDL Editor, System-1076 VHDL
Compiler, and QuickSim II logic simulator /debugger. A complete listing of the
source code is provided in Appendix C.
3.1.1 Entity Definition
The entity definition at the top of the code defines the processor's interface. This
definition provides a black-box style interface in that several different architectural
modeling styles could use the same interface, and the compiled object could be
integrated with other components which are not necessarily compiled VHDL
objects themselves. Diagram 3.1 shows this interface and other system components.
I/O Handlers
Port 0 in
^
Port 0 out *
fc.
Port 1 out -
w
tKescr
Execution Unit,
Stacks,
Control Registers
-? Status Word
^ Interrupt
Acknowledgements
Diagram 3.1 - VHDL Model Design
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The model has two logical ports, each of which is physically divided into input
and output ports. Two ports is enough to demonstrate the handling and
prioritization of simultaneous inputs. The model could easily be extended to
allow more ports (up to the maximum of four supported by the architecture) for
testing applications requiring more than two ports. Each physical port has its
associated input and output handshake signals.
The ports have been defined as type INTEGER for several reasons. Internally, the
model emulates an 8-bit machine. For this, a ninth bit is required at the I/O
ports. By using integers (16-bits), no special types need to be defined. Also, since
the model is designed to be used in test bench not only for the architecture, but
also for the software that will be executed on that hardware, using integers
makes itmuch easier to define an external object that can be used to read instructions
and data from a file and pass them to the processor model for simulation.
Also defined are two interrupt request and acknowledge signals, the status word
output (also an integer), and the processor reset signal.
3.1.2 Model Internals
The architecture block of the model contains several processes. The two ports are
modeled as separate processes which interactwith the rest of the processor through
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a series of handshake signals in much the same way as is done in the FPGA
implementation (see section 3.2.5).
The main body of the architecture is the execution process which is called when
data becomes available at either of the ports. This data is decoded and then acted
upon either as an instruction or pushed onto the stack. In terms of simultaneous
data handling, This model supports the ability to push two data words onto the
stack in one cycle, or to execute an instruction on an incoming data word in one
cycle.
Internally, most of the process of decoding the instruction is done mathematically;
that is, there is no conversion to bit vectors to perform instruction decoding.
Conversions to and from bit vectors are used to handle boolean operations since
VHDL defines these operation onbit vectors. The setting of status flags by arithmetic
and logic operations is handled mathematically using closed-form expressions.
3.1.3 VHDL Test Bench
To test the VHDLmodel, a second VHDL object was created whichwould simulate
an external program controller. To define how this system would provide an
interface to a memory, as well as demonstrate the extensibility of the architecture,
a Standard Memory Interface (SMI) extension to the architecture was created.
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Note that this extension was not central to the thesis topic, but rather was a tool
for testing and experimentation. As a result, it is by no means complete or optimal.
See Section 4.4.0 for a further discussion of some issueswhich need to be researched
about such interfaces.
The interface module reads a program from a file; the file is a series of ASCII
base-ten integers representing instructions and data. Upon receiving the LOAD
signal, the program controller (PC) reads the file from disk into a simulated
memory, and then begins execution. Words are read from memory and tested to
see whether they are SMI instructions or simply instructions and data for the
processor. SMI instructions are executed in the PC, while everything else is passed
to the processor. The entire program can be monitored during simulation to
check for proper operation.
The Level 0 test program was executed on the model (this is listed in Appendix
D), and the expected results were achieved (provided in Appendix E). A very
simple program to execute off the stack is also listed in this Appendix. As discussed
in section 4.4.0, it should be a goal of future research to use such a model to
further test different types of algorithms on the architecture.
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3.2.0 FPGA Implementation
Whereas a VHDL model can be used to demonstrate and test the architecture's
capabilities, a physical implementation demonstrates that it can be constructed.
This architecture leaves much of the physical implementation undefined, allowing
great flexibility. To demonstrate this flexibility, a very basic (Level 0) version of
the architecture has been implemented using Field Programmable Gate Array
(FPGA) technology. The simplest possible implementationwas chosen to provide
a benchmark for the lower limit of the architecture's specifications and to see
whether or not this limit provides enough power to create a useful processor.
The purpose behind this approach is to show that inexpensive technology can be
used to implement a processor conforming to the architecture. Using the FPGA,
not only is the development cycle manageable (this processor was designed,
fabricated and testedwithin a three-month period by the author), but the resulting
device can be rapidly reproduced. Additionally, since FPGA development software
is fairly flexible, the design can be extended in the future, or used as a
"core" for
larger systems.
3.2.1 FPGA Technology
Actel FPGA components and development tools were used in the production of
the processor [11]. The Actel 1020A FPGA used provides 547 logic modules,
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which are simply four-input, one-output logic blocks which can be programmed
into a variety of logic configurations through a set of burn-once fuses. These
blocks can then be connected together using an internal interconnect network
which also uses fuses to permanently set the logic design into the chip. This
permanent-burn system tends to allow for simpler FPGA's, which are therefore
cheaper and provide more logic blocks. Additionally, they are faster than
reprogrammable FPGA's (such as FPGA's manufactured by Xilinx) which rely on
static gates to configure the chip.
The schematic capture for the processor was done initially on a Macintosh using
LogicWorks 2.5.1, and then transferred to the Apollo systems using Mentor
Graphic's NETED v7 tool. The resulting netlist was then used by Actel's Action
Logic System (ALS) version 2.11 tools to automatically place and route the chip.
The resulting file was used to program the chip, which could then be used
immediately .
3.2.2 The Processor Design
The implementation done here is compliant with the architecture's Level 0
specifications. Specifically, it has one logical port (physically separated into input
and output ports), a four-element data stack, and an 8-bit data path. This processor
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was designated IXAipl08 (the 'V refers to the single port, the
'08' is the size of a
data word). A single letter is postfixed to this to indicate design revisions.
The limitations placed on the implementation by the FPGA technology drove
many aspects of the design, most notably the minimalistic approach. Each logic
block in the array can support up to four inputs and one output, although not all
four-input logic functions can be generated with a single block. Actel's logic
chips also require that only bi-state logic be used; this rules out the use of tri-state
buses internally, so that multiplexers must be used. These are expensive in terms
of logic blocks since at least eight blocks are required for each multiplexer on the
bus. The same argument can be made about every element of the data path, so
that increasing the data path size proportionally increases the number of blocks
for the processor.
The number of I/O ports was limited mainly to make the processor simpler to
route (since it appeared that it was going to be densely populated already). An
additional port would have required even more logic to support not only the
port hardware, but the architecture's capability to handle multiple data items
simultaneously.
Speed was also not an issue in the design. The FPGA is not the fastest technology
available and would not be the technology of choice for performance-critical
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applications. However, the Actel FPGA does offer enough performance that 20 to
30 MHz clock speeds are not uncommon for some applications. The goal of this
implementation was simply to break the one million instructions per second
(MIPS) barrier, a reasonable performance expectation for such a implementation.
The remainder of this section details the logic of the processor and its components.
3.2.3 Overall Design
The processor is constructed of five major subsystems: the Arithmetic and Logic
Unit (ALU), the Input/OutputUnit (IOU), the Data Stack (DS), the Control Registers
Block (CRB), and the Control Unit (CU). Each of these systems is detailed below.
The overall arrangement of these pieces in the processor is shown in diagram 3.2.
Also shown are the main internal buses, as well as the primary external interface
connections.
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Diagram 3.2 - System Layout
3.2.4 Arithmetic/Logic Unit (ALU)
Nearly half of the instructions provided by a Level 0 implementation are arithmetic
or logic operations. The ALU handles 8-bit, signed integers and provides three
classes of operations: boolean, shifts, and arithmetic. To do this, the ALU has be
broken into two sections: the arithmetic/logical section, and the shifter. Data and
the current operation are applied to both sections simultaneously, with the result
being selected by an output multiplexer.
The arithmetic/logic section consists of eight arithmetic/logic bit-operation
modules, each of which performs all operations upon the input data. The
appropriate result is selected by a 4-to-l multiplexer at the output of eachmodule.
With the exception of addition, each module operates independently. For addition,
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a carry-in and carry-out bit are used. Combining modules in this way creates a
ripple-through adder. Although this is not the most efficient design (a carry-
look-ahead designwould be somewhat faster), it is more conservative in terms of
logicmodule requirements, and the performance loss in an 8-bit system is minimal.
The logic for a single module is shown in Diagram 3.3.
EnaB-
Diagram 3.3 - Arithmetic/Logic Bit Slice
The shifter is an array of AND gates which, given a shift direction (encoded in bit
0 of the instruction), selects the appropriate neighboring bit to transfer to the
output. The shifter can be set for three modes of operation: logical shift, arithmetic
shift, and rotate. In logical shifting, the bits are simply shifted in the selected
direction ; a set bit shifted out in either direction causes a the carry flag (C) to
become set, and zeros are always shifted in to fill the emptied bit position. In
arithmetic shifting, the sign of the operand is preserved. For an arithmetic right
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shift (SRA), this means setting the MSB of the result if the MSB of the operand
was set. For an arithmetic left shift (SLA), the sign is preserved by the nature of
the operation, unless an overflow occurs, which is reported with the overflow
flag (V). For the rotate operation, the bit shifted out of one side of the shifter is
shifted in the opposite side.
The operation to be performed is fed directly to the ALU from the CU in the form
of the lower five bits of the instruction; all decoding is performed within the
ALU. The decoding logic inside the ALU generates several control signals; these
are listed alongwith their generation logic in Table 3.1.
Function Signal Logic
Invert A InvA (11 XNOR 14) AND (NOT 12)
Enable B EnaB I10RI2 0RI4 !
Enable Shifter ShEna 13 AND (NOT 14)
Enable Arithmetic/Logic A/LEna N0T(I3AND(N0TI4))
Carry In Ci I1ANDI4
Function Select 0 SO 11 AND (NOT 14)
Function Select 1 S1 l2AND(NOTI4)
Table 3.1 - ALU Internal Control Signals
The ALU is a combinational circuit; it processes the inputs as they become available,
and the time it takes to produce a stable result is the main factor determining the
maximum speed of the processor.
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3.2.5 Input/Output Unit (IOU)
To provide the asynchronous interface required by the architecture, the IOU uses
input and output buffers to latch data and provide handshaking between the
processor and external devices.
The input side of the IOU waits for the input handshake signal (IHi) to latch
data. It will only be able to latch the data if the Lockout (LO) bit for Port 0 is
cleared in the Input/Output Control Register (IOCR). Note that setting this bit
effectively stops the processor until a reset is performed since there is only one
port and therefore only one way to feed instructions to the processor. When the
data is latched, the IOU passes the data to the I bus and sets the Data Available
(Dav) signal to the CU. When the CU accepts the data, it responds with the Data
Acknowledge (Dack) signal,which causes the IOU to drop its Dav signal, and set
the output handshake (IHo) signal. When the external device drops its input
handshake, the IOU drops the output handshake. Diagram 3.4 shows the timing
of this sequence of events.
IHi
IHo
DAv
DAck
.1 i_
Diagram 3.4 - Input Handshake Timing
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The output side works in a similar manner, but is simpler because the processor
internals only need to pass the data out; there is no need to wait for a response
from the processor side of the interface as there is when reading data. When the
processor executes a WRIT instruction, the CU generates the Outdata signal to
latch the data, which is on the Y bus, into the output latch. This also sets the
output handshake on the output port (OHo). When the external device receives
the data, it signals with the input handshake (OHi), causing the IOU to drop the
output handshake. The output handshake is also passed back to the CU to indicate
the state of the port; if it is asserted, then the port is still busy and the processor
mustwait to send further output. Diagram 3.5 shows the output process.
I ... I
OutData
OHo
OHi
i i
i
Diagram 3.5 - Output Handshake Timing
3.2.6 Data Stack (DS)
The DS provides storage for operands and results. This implementation has a
four-element stack, meaning that four, 8-bit registers are available for data. The
stack is addressed by the stack pointer (SP) which is stored in the CRB. Access to
the stack is provided by an input bus which feeds the four registers, and a
two-level multiplexer array which selects the output.
An Extensible, ScalableMicroprocessorArchitecture 61
Normally, the current top-of-stack (TOS) register is selected by the SPO and SP1
bits and passed to the output. Since it is common to use the second item on the
stack for two-operand operations, it can be quickly selected using the SP+1 signal
(since the stack grows downward, the item at SP+1 is the second item on the
stack), which adds one to the value of the stack pointer inside the DS (without
modifying the SP register). This selectionmechanismworks at both the input and
output sides of the DS. On the input side, the DLatch signal is gated to the
selected TOS register to latch the data coming into the DS.
In the final design, the processor reset signal was not connected to the registers
so that their contents would remain past a reset for examination (in case of an
unexpected failure).
3.2.7 Control Register Block (CRB)
The CRB contains three registers which store the processor's state information:
the stack pointer (SP), the input/output control register (IOCR), and the status
register (SR). All of these provide state information to other parts of the processor,
and are modified by other parts of the processor. Additionally, they can be read
or written under programmed control. The processor reset signal clears all of
these registers.
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The SR contains the four ALU status flags (N,C,V,Z), as well as a processor status
bit. Since Level 0 does not support an instruction stack, the only valid status
settings are 00 (Normal) or 11 (Error), which can be represented with a single bit.
Also, since there is no IS, there is no need to support interrupts in the processor
(this would be done in the program controller), so the interruptmask bits are not
present. For compatibility, all bits appear in there respective positions when the
status word is pushed onto the DS. Inputs to the SR come from either the bus or
directly from the ALU. The Error flag is currently not set by the hardware (it
would only indicate an illegal instruction), but it can be set in software.
The IOCR contains two bits since there is only one port. Bit 0 is the Instruction Bit
for port 0; if it is set, then the ninth bit of port zero is set at the output. This could
be used to pass instructions to other processors, or as a separate signal line. Bit 1
is the Lockout Bit for the port; if it is set, the port is locked-out, meaning than no
incoming data or instructions will be latched. Although the bit only affects the
input side of the port, the fact that there is only one port makes it impossible to
perform any output once the bit has been set. Input to the IOCR is only through
the bus.
The SP contains the current stack pointer. This 2-bit register has two sets of
inputs. The first comes from the bus and is used to load a new stack pointer. The
second comes from the CU and is used as an offset from the current stack pointer
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value. A dedicated adder adds the current value to the incoming value and
passes it to the DS. This allows operations like GET to access any part of the
stack. This offset value can also be independently stored in the register; this is
used to perform the ADJ instruction.
All of the registers' outputs are connected to the bus. Enable lines coming into
the CRB select the register to pass to the bus, as well ass the register to be
affected by the LATCH signal, which stores the data coming into the CRB in the
appropriate register.
3.2.8 Control Unit (CU)
The CU consists of an Instruction Register (IR), a clock phase generator, and
decoding and control signal generation logic.
When the processor is idle, that is, it is not executing an instruction or loading
data, it waits for input at the port, which is signaled by the Dav signal from the
IOU. Upon receiving this signal, the execution cycle is initiated by starting the
clock phase generator on the next external clock cycle. By not keeping the clock
phase generator running (and thereby executing no-operation cycles when there
is not data available), the processor is better able to respond to asynchronous
input (it only needs towait until the next clock cycle rather than the next processor
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cycle). A complete processor cycle is four clocks long. The phase generator provides
eight overlapped phases. Even-numbered phases (0,2,4,6) are setup and hold
phases which last for one cycle. During this time, the next event is setup internally
(i.e. data is routed and allowed to become stable). The odd phases occur at the
midpoint of each even phase and are the active phases. For these, the rising edge
of the phase is used to clock data into the next stage of the operation. When the
cycle completes, a test is made to determinewhether more data is already available.
If it is, the next cycle is immediately begun. Otherwise, the processor becomes
idle. Diagram 3.6 shows the timing of the clock phases.
EXTCLK
PHIO
PHI1
PHI2
PHI3
PHI4
PHI5
PHI6
PHI7
Diagram 3.6 - Clock Phase Timing
If an instruction is to be executed (this is indicated by the Inst signal from the
IOU), the instruction is latched into the IR phase 1. The control signal generation
logic then creates the necessary control signals for the operation through an AND
- OR type array. Signals are gated against the appropriate clock phase before
distribution to the other components. A complete table of the signals generated
and the phases inwhich they are generated is given in Table 3.2.
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The standard processor cycle is as follows:
Phase 0 (1) : Latch TOS to DO Register
Phase 2 (3) : Acknowledge data (Dack), latch second operand to Dl
Phase 4 (5) : Adjust stack pointer as necessary to store result
Phase 6 (7) : Store result
All ALU instructions follow this pattern. Because the ALU is a combinational
unit, as soon as the second operand is clocked in on phase 3, the computation can
begin. The result is routed back to the DS and stored on phase 7, providing two
cycles for the calculation.
Control instructions function similarly, except that the second operand is either
read from the CRB (any of the push operations), or the first operand is written to
the CRB (any of the set operations).
The SWAP instruction uses the SP+1 signal to both obtain its second operand
and to store the first. The first operand is stored back to SP+1 on phase 5, while
the second is stored at SP on phase 7. This is the only operation in which two
results are written in one cycle.
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There are several special cases. When there is no instruction, but rather data
arriving at the port, a READ cycle is simulated. Unlike a normal READ cycle,
phases 2 and 3 are skipped by sending the SKIP2 signal to the phase generator.
This has the effect of keeping the Dack signal from becoming asserted and clearing
the input register of the IOU. Instead, the processor moves on and latches the
data on phase 7, and then asserts Dack. This also allows data loading cycles to be
executedmore quickly and efficiently.
The READ and WRIT cycles are normally initiated by those instructions, and the
Dack signal is sent on phase 2, clearing the input register. In the case of the READ
instruction, data needs to be present by phase 7 so that it can be stored in the
stack. If data is not available, the processor cycle is frozen in phase 6 by asserting
the Hold6 signal to the phase generator. This signal is cleared when Dav is
asserted by the IOU. Similarly,when thewrit instruction is executed, the processor
expects the output port to be free on phase 7. If it is not, the Hold6 mechanism is
used to wait until the port becomes clear. Note that port will only be busy if data
placed there by a previous WRIT instruction was not handshaked out by an
external device.
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3.2.9 Additional Design Notes
All of the additional top-level logic is used for routing data. Several main
multiplexers are used in the data path. Going into the DS is the inputmultiplexer
which selects between the Y bus and the IOU input bus (when Selln is asserted).
The operand multiplexer selects the source of the operands going to the DO and
Dl registers from either the DS or the CRB (when SelReg is asserted). The Y bus
multiplexer selects between results coming from the ALU or data coming directly
from DO or Dl (when Pass is asserted). The source of the passed data is normally
Dl, unless SelAB is asserted, inwhich case the source is the DO register.
3.2.10 Design Testing
The design was initially entered in LogicWorks, a Macintosh-based schematic
capture/logic simulator. Generic parts were used to verify the logic of the design.
This version, IXAipl08a, was tested at themodule level.
This design was then transferred to the Mentor Graphics version 7 tools and
modified to take advantage of the Actel libraries. This process resulted in Revision
B of the processor design.
Prior to programming the FPGA, extensive testing of the circuit model was
performed using the design tools. Initially, each module was tested by hand in
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QuickSim using the default delays to verify the logic design and schematic entry.
A few bugs were caught at this point and corrected. The most critical test (and
the most complex) was the test for the CU; every instruction was loaded into the
instruction register and a complete cycle executed to ensure that the proper
signals were being generated at the proper times.
Once the top-level design was completed, each instruction was again tested, this
time against data loaded into the stack. No formal test program was run yet,
because there was some concern as to whether or not the design was too large to
place and route on the chip. A place-and-route was run at this stage,with positive
results (approximately 74% utilization).
After routing, it was possible to back-annotate the design file with delays more
accurate to the actual layout. A test simulation of the back-annotated file was not
particularly encouraging, as the processor locked-up after a few instructions. The
problem was traced to the point where the external, asynchronous inputs are
synchronizedwith the external clock used to generate the processor's clock phases.
Occasionally, if the incoming data were too close to one edge of the external
clock, a setup problem occurred. This was corrected by adding a buffer stage to
the cycle timing, the result of which was to make the processor cycle one clock
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longer. In a VLSI implementation, this problem could be eliminated by making
the system truly asynchronous using an on-chip oscillator triggered by the incoming
data.
With the cycle timing reworked, a second place-and-route was performed (leading
to Revision C), this timewith successful back-annotated simulations. The standard
Level 0 testwas run,withmostly successful results. Onemajor problem uncovered
at this time affected several instructions and was timing-related. In order to
reduce the size of the design, transparent latches were used in several places.
Certain timing situations caused data sent to these latches to be improperly stored
if the data changed prior to the end of the latch signal (note that the latch signals
were originally intended to be edge-triggering, not level-sensitive). This problem
was solved by replacing those latches with true, edge-triggered registers. Again,
a place-and-route was performed and, although the FPGA resources utilization
was 10% higher (due to the use of edge-triggering devices), the design was still
routable. Further simulations met expectations; results for the Level 0 test program
are provided in Appendix G. The final version, IXAipl08d was then prepared for
programming into the FPGA chip. The schematics used to program the chip are
shown inAppendix F.
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3.2.11 FPGA Test Bench
To test the FPGA implementation, a simple board with connections to the proper
I/O's was built. Since there is no need to add additional memory or support
chips, very little wiring and time was required to get the processor working. The
pin placement information generated by the development system (see Appendix
H) was used to wire the processor socket to the I/O sockets. Diagram 3.7 shows
the pin placement in the 68-pin PLCC chip.
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Diagram 3.7 - Pin Placement
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To provide the necessary signals and output indicators, two standard switch/lamp
boards were attached to the processor board through ribbon cables. A basic
interconnection diagram is provided below (Diagram 3.8).
IXAipl 08d
Processor Board
_* Status Word
IPReset
OHo
OHi
Switch/Lamp
Board 2_^
_- IHo
IHi
Port 0 Out
Port 0 In
Switch/Lamp
Board 1
Diagram 3.8 - Processor/Switch Board Test Bench
A second test bench was also build to demonstrate the ease with which the
processor can be interfaced with other devices. An MC68008 board was connected
as shown in Diagram 3.9, and a simple software program (listed in Appendix I)
was written to feed instructions to the processor and store results. Little time was
spend on the system, although it could be easily expanded to provide a basis for
amore powerful program controller and test environment.
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Diagram 3.9 - Processor/MC68008 Test Bench
The time spent debugging the design with the design tools proved worthwhile
when the processor was finally programmed into the FPGA chip; the processor
worked 100% without any further modification. The system was tested up to 4
MHz (the limit of the available clock generator) at the high-end, and as slow as
hand-clocking would allow at the low end, demonstrating the asynchronous
capabilities of the architecture.
3.3.0 General Implementation Notes
The FPGA implementation performed here was simple but provided many insights
into designing for the architecture. This section discusses a few of these ideas
which could be applied to future designs.
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The FPGA's requirement that multiplexers be used to implement internal buses
necessarily limits the size of the memory which can be built into the processor.
Additionally, it limits the rate at which the memory can be accessed. It would be
muchmore efficient to acquire both operands from the stack in one cycle instead
of two. Also, to support the ability to load multiple data items (and execute an
instruction against them) in one processor cycle requires a more efficient internal
bus.
Along these same lines, the ALU should be implemented with the faster logic
such as a carry-look ahead adder. Since the processor's other circuitry requirements
are minimal (in terms of complexity), a fastmultiplier for Level 2 implementations
could be used instead of one which performs the operation in less hardware, but
more time.
Another problem facing larger implementations is the number of pins necessary
to support up to four ports with largeword-sizes. This is evenmore of a problem
if the ports are physically separated to improve performance. The requirements
for different scales of the architecture are listed in Table 3.3. Note that this table
does not optimize for unnecessary status word pins (as was done with the FPGA
design), and does not include power and ground pins (which will vary according
to the requirements of the design). With larger implementations, trade-offs will
probably bemade necessary by pin limitations.
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Word Size Loqical Ports Phvsical Ports Interrupts # of Pins
8 1 2 0 33
8 2 2 0 33
8 2 4 0 55
8 4 4 2 59
16 2 7 2' 2 53
-7JM6 2 4 2 91 -
16 4 U-4 4 95
16 4 8 4 171
32 2 2 4 89
32 2 4 4 159
32 4 4 4 159
32 4 8 4 299
Table 3.3 - Pin Requirements for Various Processor Scales
As mentioned above, the timing cycle may be shortened by combining IXAipl08's
two operand fetch cycles into one clock cycle. However, the minimum number of
unpipelined cycles is probably three: operand fetch/instruction decode, execute,
result store. On-chip clockmultiplying technology found in recent microprocessors
could be used to generate high internal performance. The completely asynchronous
interface demonstrated so clearly with this implementation allows the processor
internals to be truly independent from the external systems. It may even be the
case that the internal system runs fast enough that it appears to support multiple
data items per cycle handling, while it really does not, simplifying the design.
Pipelines and superscalar designs are a common RISC (and CISC) approach to
improving performance. As discussed above, both of these are difficult to
implement in a stack machine because of the inherent data dependencies. Some
pipelining could be accomplished by folding the result storage cycle with the
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operand fetch cycle, reducing the required number of cycles per instruction
effectively to two (the theoretical minimum for a stack machine [5, 6.2.3.1]). This
approach would also not suffer the problems associated with branches, because
the instructions themselves would not be pipelined. If the processor
implementation supports a floating-point extended instruction set, integer and
floating-point instructions could be handled simultaneously, as in superscalar
designs.
Another design optimizationwhich should be investigated is a common technique
used in procedural-language compilers called combining and deferring stack
adjusts. This technique reduces pushing and popping of data from the stack
when it is known in advance that the data will be overwritten or used immediately
by the next operation (as discussed with pipelining above). At the end of a
period of predictable transactions against the stack, the correct results are placed
on the stack where they would have normally ended-up, and the stack pointer is
properly adjusted. This is already done to some extent by IXAipl08 in that the
operands to an operation are not really popped off the stack and the result
pushed. Instead, the stack pointer is simply adjusted and the data written back to
the stack. This only occurs within a single instruction; the suggestion here is that
the technique could be applied across several operations.
A final consideration which impacts possible uses for the architecture is power
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consumption. Since the processor is completely idle when there is no activity at
the ports, it uses almost no power, automatically. No additional hardware is
required to monitor power usage as is commonly used in notebook computers to
extend battery life. Calculated power consumption for IXAipl08 is plotted in
Diagram 3.10.
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Diagram 3.10 - Dynamic Power Consumption
This result is based on the formula [12, p. 2-9]:
Power (mW) = (0.20N x fl) + (0.80P x f3)
Where N is the number of logic modules used, f1 is the average module switching
An Extensible, ScalableMicroprocessorArchitecture 78
rate (in MHz), P is the number of I/O's with a 50pF load, and f3 is the I/O
average I/O switching rate. Taking N = 460, P = 17 (the outputs), f3 = 1/5 fl
(I/O's switch once per cycle), the power consumption at the nominal 4MHz
speed is estimated at 400mW. This is, of course, only if the processor is kept
active. If it is not, then these results can be scaled by the percentage of active
cycles.
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4 Discussion
4.0.0 Overview
Part II provided some discussion of IXA relative to other computer architectures
as they related to the design process. This part builds on that discussion by
comparing many of the major features of IXA with other modern architectures.
Possible applications are also discussed. Possible directions for further research
and development of the architecture are also given.
4.1.0 IXA & RISC
The RISC philosophy reduces the complexity of a processor (and improves its
performance) by applying several design tenets [11, 8.1.2]:
Use a load/store approach to limit memory access
Require that all instructions execute in one cycle (optimally). Instructions
which exceed this should only be included if they are useful enough to
offset the performance loss and increased complexity they require.
Encode instructions horizontally to reduce decoding.
Use caches, pipelining and super-scalar designs to improve performance.
Use large register files for local variable storage and parameter passing.
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Memory access is left entirely to the implementation. Instead, a high-speed, basic
external interface is used resulting in very high I/O performance. It is not possible
to pipeline the instruction execution mechanism except in rare cases when there
is no contention for the data at the TOS. By introducing some of the performance
optimizations discussed in section 3.3.0, the cycle time can be reduced to two
clocks per cycle. Since the processor can function at the limit of the technology
internally, this is not much of a limitation.
There is verly little horizontal encoding, mainly since there is no register-based
addressing scheme. The width of an instruction is one byte, one-quarter the
standard width of a RISC instruction. This leads to far more efficient use of
memory and simpler interconnection schemes.
This is not to say that IXA is superior to RISC. On the contrary, IXA is not well
suited to operate in the RISC stronghold area of high-performance workstations.
This is because RISC is optimized for an operating system environment and the
types of applications and hardware found there.
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4.2.0 IXA & StackMachines
Many other stack machine architectures have been done in the past, so IXA is not
revolutionary in this respect. However, several elements of the architecture are
unique to stackmachine design and bear some discussion.
IXA supports true zero-operand addressing. The stack is the implicit destination
of data items. Some other stack-based systems allow for more than one stack or
several user-registers usually to improve performance. Doing this requires some
form of addressing to direct the data to the appropriate location, a departure
from one of the stack's strongest features.
The use of a stack for storing and executing instructions is not found in any other
design. In IXA, this is a result of the 0-operand load mechanism and a need to
boost performance over that which can be obtained by relying solely upon an
external program controller to feed instructions and data, and process program
branches. A similar idea regarding the use of a stack to hold code (but for safe
self-modifying code) is discussed inKoopman [5, 9.5.2].
Conditional subroutine entrance and exit is another feature not often found in
other processors. This, combinedwith the use of an instruction stack, is of particular
interest on a stack machine because it allows for zero-cost conditional clauses
(such as IF and CASE statements) found in high-level languages. This is also
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based on an idea suggested in Koopman [5, 9.5.1] where it is noted that such a
structure can be efficiently executed through the use of conditional subroutine
returns. In IXA, the body of the IF clause can be stored on the IS and conditionally
entered (the initial IF), or exitted.
4.2.1 IXA and the Transputer
Of all other architectures, the Inmos Transputer is most related to IXA and most
heavily influenced the formation of the architecture^]. The Transputer family
was designed as a building-block component for parallel processing systems,
although the processors are more than capable of performing in uniprocessor
systems.
Much of the power of the Transputer is found in its four links which are serial
data ports in and out of the processor, allowing interconnection to other processors
or subsystems. Although the links run at a very high speed (up to 20MHz), their
serial nature limits their performance. To some extent this situation is a result of
pin limitations (the processor is a 32-bit system). IXA overcomes this by eliminating
the pins required for the memory/data interface and reducing the I/O port
handshaking pins to a minimum. Unlike IXA, the Transputer also has a standard
memory system with address and data buses, and executes a standard fetch cycle
(although it is possible to pass instructions over the links).
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The Transputer is also a stack-based machine, however, its evaluation stack is
much smaller; it is fixed at three elements. It is used primarily as registers for the
evaluation of operations and not as a storage space for data as in IXA. To provide
high-speed data and program storage, an on-chip memory is used. This is accessed
through a workspace pointer which allows it to act as a stack.
Instructions for the Transputer are not of a fixed length. Instead, encodings are
provided so that the most commonly used instructions can be stored in an 8-bit
field and executed immediately. The processor contains a shift register which
allows larger instructions and data to be constructed frommultiple smaller words
in a sequential manner. This may seem to cause a performance problem, but
most instructions executed canbe encoded in a single byte, providing fast execution
and requiring little memory for program storage.
4.3.0 Applications
No architecture can be created in a vacuum. If there is no need for it, it will not
survive beyond being a research endeavor. The development of IXA was driven
by a set of design parameters which can be seen emerging in several areas of the
computer industry. This section discusses some of these areas and how IXA
might be applied to them.
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4.3.1 UniprocessorApplications
IXA's simplicity and ease of integrationmake it ideal for applications requiring a
single microprocessor to carry out standard computing tasks without being bound
to the standard system model.
One such application area is in embedded control. This area has long been a
strong market for stack-based designs because of their simplicity and small size,
traits which IXA exhibits. The architecture's asynchronous and interrupt handling
capabilities also make it well-suited for systems which must deal with irregular
programmed operations.
IXA will probably never fare well in the desktop workstation market since it is
not ideal for runningmultitasking,multiuser operating systems. It could, however,
find a niche as a form of coprocessor. Many recent machines use smaller, simpler
processors to handle I/O tasks (which IXA does very well) so that the main
processor's resources can be expended on running the operating system.
Similarly, the architecture would probably not fit well in the notebook market.
However, it does fit the needs of smaller, portable computing devices like the
recently introduced Personal Digital Assistants (PDA's). These small devices
perform tasks such as handwriting recognition and data communications, but do
not need to support a full operating system. Currently, RISC processors are used
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in these designs, although much of the work is really done by specialized
Application-Specific Integrated Circuits (ASIC's). An excellent example is the
Apple Newton, which uses an Advanced RISC Machines (ARM) 610 RISC
processor. Most of its control functions, however, are provided by an ASIC which
is a more complex and larger than the processor [2, p. 105]. One note of particular
interest is that the ASIC handles compression and decompression of data going
between the processor and memory, a functionwhich could be built into amemory
interface in an IXA system. Another processor used in such machines is the
AT&T Hobbit, which, although it is a RISC design, contains an on-chip stack for
executing C-language code efficiently [9]. The direction of technology in the field
is toward using simple processor cores which then have a variety of additional
functions built into the chip. This is exactlywhat IXA accomplishes.
4.3.2 Multiprocessor Applications
Another area of intense research is in multiprocessor systems. The Inmos
Transputer has become one of the premier multiprocessing microprocessors, and
IXA's close relationship to that architecture should make it an excellent candidate
for similar applications.
IXA is best suited for use in asynchronous, self-timed array applications such as
wave front processors [3]. In such an application, an array of IXA processors
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could be interconnected and each programmed independently with a particular
function to carry out against data passing through the array. No program controller
is necessary. Instead, simple data passing units are required to feed data to the
arraywith no programmed control.
Alternately, the architecture could be put to use inmachines executing a common
instruction stream against multiple data sets, commonly referred to a Single-
Instruction, Multiple-Data (SIMD) machines. In this arrangement, only a single
program controller is required to synchronize the entire array.
4.4.0 Issues for Further Research
Most of the effortmade in this workwas toward the development of the architecture.
When the amount of time required to create the two implementation models is
considered, very little time was left to do any but the most rudimentary testing.
The testing which was done was aimed primarily at validating the designs and
some of the key components of the architecture. However, little was done to see
how well the architecture performs in real-world situations. The discussion above
would tend to indicate that it should perform at least comparably to current
designs, and, in some cases, out-perform those designs. The main goal of any
future work done with this architecture should be to determine how well it
would perform, and for which problems it is best suited.
An Extensible, ScalableMicroprocessor Architecture 87
There are several possible branches such research could take. First, the VHDL
model developed here could be used as the basis for a more powerful test bench
capable of showing how the processor could be used alone orwith other processors.
Additional program controller models could be developed to solve various
problems.
Since the program controller is the center of an IXA system, its design and efficiency
is critical to overall system performance. Various designs could be evaluated and
a designmethodology developed to help in the development of complete systems.
This could also be tested using VHDL models.
The extensibility of the architecture is one of its key features. Whether or not this
is a useful feature, if it is too much or too little, and how it can be used effectively
should be researched.
Another direction future research could take would be to investigate what
technology may be best used to implement IXA processors. Issues such as
fabrication technology, logic designmethodology, and scale require furtherwork.
Along the same lines is the question of developing a VLSI cell which could be
used as the core to larger systems. The FPGA approach should not be neglected;
An Extensible, ScalableMicroprocessorArchitecture 88
experimentation with larger FPGA's, or FPGA's with different attributes could
provide more information on the possibilities of low-end production of IXA
processors.
Finally, some time needs to be spent considering the programmability of the
processor. How well can current high-level languages be compiled to run on the
architecture? Of particular interestmay be the comparison of C, a language which
makes heavy use of stacks, Forth, a stack-based language, and occam, a parallel
processing language, as they apply to IXA.
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5 Conclusions
The architecture presented here is designed to provide basic computing services
to a larger, more complex, and often application-specific system. It accomplishes
this by taking the approach started with the RISC movement of reducing the
complexity of the instruction set (and thereby placing the burden ofmore complex
software development on the compiler) one step further to reducing the complexity
of the hardware supporting the core computing functions. Doing so provides the
system implementer with a basic interface which can be developed as necessary
into a complete system.
The architecture is also extensible and scalable, allowing the system implementer
to easily define new features for a specific application while maintaining a level
of software compatibility with other designs using the architecture. The ability to
implement the architecture at various levels of definition and scale allows for
fabrication in a wide variety of technologies, an important factor in cost-sensitive
applications.
This work has defined this architecture as an experiment. The implementations
performed and discussion provided were demonstrative of the architecture's
potential. Further research fabrication, programming and applications for the
architecture would help to develop this potential.
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Appendix A - Architectural Definition
This appendix contains a stand-alone definition for the architecture.
Definition for the
Implementation Extensible
Architecture
A.1.0 Introduction
The Implementation Extensible Architecture (IXA) is a specification for a
computer system inwhich the basic design philosophy is not only to reduce
the instruction set (leaving much of the programming complexity to the
compiler), but also to minimize the hardware (leaving the much of the
design complexity to the systems implementer). The architecture defines
the programming model, instruction set and I/O protocols for the system;
all other aspects of the machine are implementation dependent.
A.1.1 IXA Overview
The architecture is designed around an extremely reduced instruction set.
This reduction is achieved through the use of a stack machine as the
processor. Two hardware stacks are supported: a Data Stack (DS) and an
Instruction Stack (IS); only the DS is required. The size of the stacks is not
defined and not necessarily the same.
There is no defined memory interface. Instead, the processor has up to
four I/O ports which can be externally interfaced to any type of I/O system.
IXA is most different from other architectures in the way it receives
instructions for execution. Instead of keeping a program counter and
executing a fetch cycle, the processor handles instructions as they arrive at
the I/O ports. The task of feeding instructions to the processor and
interpreting the results is left to an implementation-defined external
controller. A group of instructions can be loaded into the IS for execution,
as well. The processor can be set to execute instructions in either mode.
A large number of the available opcodes have been reserved for
implementation-defined purposes. These instructions may be used to add
functionality to a complete system.
A.2.0 Architecture
IXA takes a multi-layered approach to the architecture. There are three
defined layers:
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Level 0 defines the absolute minimum requirements of the architecture
to provide a useful computing device. In this level of implementation, the
IS is not implemented, a minimal DS (at least two elements required) is
used, only one port is required, and a subset of the instruction set required
to support these functions is implemented. This implementation would be
targetted at at systems implemented in low-speed technology where the
value of an internal IS is negated by the additional hardware required to
support it.
Level 1 defines a system that implements all Level 0 components and
adds support for the IS. One or more ports may be implemented. Some
instructions which require extensive hardware support (or which would
not be of value to the processor due to its limited size) are omitted. This
level would be optimized for medium-speed, stand-alone systems.
Level 2 covers the full IXA instruction set and hardware features. A
Level 2 implementation should contain at least two ports, and the
implementationmethod and technology should provide high-performance.
At each level, there are thre categories of features. Mandated features are
the instructions and hardware necessary for an implementation to meet
the requirements of a level. For levels 0 and 1, Defined features are those
which are defined for higher levels and which can be implemented, but
are not required. Finally, Extensible features are those which are added at
any level to meet implementation-specific needs. These elements are not
defined except in terms of how they relate to the rest of the architecture.
An implementer may choose to partition the extensible layer into proprietary
layers for system design and integration purposes.
This document defines the standards for all three base levels as well as the
Extensible Architecture Interface.
A.2.1 Data Types
Internally, the processor provides support only for a word-sized operand.
The size of a word is processor implementation dependent; the minimum
is eight bits. Other data types may be externally defined and handled or
passed to the processor for processing.
IXA-defined instructions are always eight bits. Data and instructions are
differentiated by the state of an additional bit (the Instruction Bit) which
is appended in the word_size-plus-one bit position. A set Instruction Bit
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indicates an instruction. This bit is not used internally andmaybe discarded.
The I/O ports have the capability of turning this bit on to allow the processor
to output instructions.
A.2.2 Operation of the Data Stack
The Data Stack is a circular buffer which as addressed in a LIFO manner
by the Data Stack Pointer (DSP). Data may be pushed onto the stack from
the I/O ports implicitly or under the control of a program. Data can also
be popped from the Instruction Stack on to the DS.
The minimum size of the DS is two elements. The DS can be no larger than
the number of elements which can be addressed by a word-sized value in
a particular implementation. In general, the DS will either be relatively
small (2 32 elements) supporting only one stack frame, or very large
(128+ elements) supporting multiple, concurrent stack frames. Other than
the ability to directly or relatively set the stack pointer, there is no defined
support for multiple stack frames.
In general, operations take one or two items from the DS and may return a
result to it, all of which is handled implicitly. The DSP can also be moved
relatively or absolutely allowing great flexibility in the use of the stack
space.
The stack pointer is initialized to zero. It points to the itemwhich is currently
at the TOS. When an item is pushed, the pointer is pre-decremented, and
the new item inserted at the new location. For a pop, the pointer is
incremented. The items available to immediate operations are those at the
current location, and the current location plus one.
A.2.3 Operation of the Instruction Stack
The Instruction Stack functions in a manner similar to the DS, except that
it is the implicit destination for instructions arriving at any of the ports
during a LOAD operation. ALU operations cannot act upon its contents,
nor can some stack manipulation operations.
The main purpose of the IS is to store and execute one or more code
segments. Code is loaded into the stack in HFO order (i.e. in the reverse
of the execution order) beginning at the location of the current stack pointer.
The load is terminated with the RESUME instruction. The code can be
executed at any timewith the EXEC instruction.When code is being executed
Implementation ExtensibleArchitecture Definition
from the stack, the processor is in stack-based execution mode. Stack-based
execution ends with the HALT instruction. With the ADJI and SSPI
instructions, jumps, subroutine calls, branches, and returns can all be
simulated.
The instruction stack pointer is initially zero. Operation is as above such
that (a) when code is pushed on to the stack, the pointer pre-decrements
and the code is inserted at the new location, and (b) when the code executed,
the pointer is incremented through the program. When executing an
instruction, the pointer is incremented either one or two positions
(depending on the instruction) immediately after the instruction is read
for processing, but before the instruction is executed. This means that any
changes the instruction makes to the pointer will occur after it has been
incremented.
The IS is not implemented in the Level 0 architecture. This means that all
instructions must come through the I/O port(s), and that an external
controller must handle any conditional changes in execution by observing
the status register.
A.2.4 I/O Ports Operation
IEA allows up to four parallel I/O ports to be incorporated into the
processor; only one is required. The I/O ports are controlled by the
processor's router which is responsible for differentiating incoming data
from instructions and prioritizing the resulting groups for the processor's
internal control systems.
Words can arrive at the ports asynchronously. Each port has word-size
plus one bits and may be implemented with
uni- or bidirectional I/O. If
the implementation is uni-directional, the two physical ports (one for input,
one for output) are mapped to the same logical port. Ports must be numbered
sequentially beginning at zero. Each physical I/O port also has input and
output handshaking signals.
To use an I/O bus, the processor or external system asserts its output
handshake and places its data on the bus. It must then hold the data and
the handshake until receiving an acknowledgment on its input handshake
line, at which time it should isolate itself from the bus and drop its
handshake. Both handshake lines must become unasserted for a period of
time before the bus can be used again. A receiving processor should only
use the initial handshake as a data latch signal with the understanding
that the data may not be stable at the point
it is asserted. Note that the
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protocol specifies no handling of collisions on shared busses in keeping
with the implementation-oriented nature of the architecture. Instead, the
expectationis that if collisions are a possibility, theywill be avoided through
software control or handled through hardware interfacing.
The I/O Control Register (IOCR) affects how the processor handles incoming
instructions and data, and the state of the instruction bits for each port
during output. If the Port Lockout Bit (bits 1, 3, 5, 7 of the IOCR) is set for
a particular port, then instructions and data arriving at thatport are ignored.
During normal mode, this simply disables a port. During stack-based
execution, if the bit is not set and an instruction arrives, an implicit HALT
is executed, followed immediately by the pending instruction. Data arriving
under these conditions is available to the next instruction to execute as if
it were on the top of the DS. EXEC can be used to restart stack-based
execution. This mechanism can be used to perform fast interrupts, although
care should be taken not to modify the DS or IS if it is desirable to resume
stack-based execution.
The Instruction Bit (bits 0, 2, 4, 6 of the IOCR) determines whether the
upper-most bit in the specified I/O port is set during output. This bit can
be set to send instructions to other processors or used with other systems
as an additional signal line.
Data can be read and written under programmed control with the READ
and WRIT operations. The result of a WRIT to a port which has incoming
data pending is undefined. Small implementations may choose to treat it
as an error condition, while larger implementations may use buffering or
queuing of data to deal with the event. If a READ is executed on a port,
and no data is available, the processor stalls until the data becomes available.
This implements a handshaking or rendezvous protocol for parallel
interprocessor communications.
A.2.5 Interrupts
In addition to the ability to interrupt with an instruction as discussed
above, standard interrupt operations are supported. There are four interrupt
levels which may be signalled; the highest, interrupt level 0, is non
maskable. The other levels may be masked by appropriately setting the
interrupt mask bits in the Processor Status Register (PSR, bits 4 and 5). A
given interrupt is not masked if it is greater than or equal to the mask. A
mask of 00 disables all but interrupt 0, while 11 allows all interrupts. Only
the non-maskable, level 0 interrupt is mandated.
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When an interrupt occurs, the processor stops executing a program from
the IS or accepting any pending inputs. The interrupt is acknowledged by
asserting the appropriate LACK signal for the level of the interrupt accepted.
Upon IACK being signalled, all devices should withdraw all pending I/O
requests (including the requesting device, if appropriate). Additionally,
the requesting device should drop its request signal when IACK is asserted.
When all I/O is cleared and the IRQ to be serviced is dropped, the processor
will push the current status word onto the DS, go to Normal mode, and
begin accepting input as normal; IACK will remain asserted. When the
requesting device has completed the interrupt function, it can clear the
interrupt mode with the CLRINT instruction. This simply causes the IACK
signal to be dropped, so that if it is necessary for the pre-interrupt status
to be restored, the requesting device must perform a SSW instruction.
Higher-level interrupts are allowed while the processor is already
interrupted. Each new interrupt performs the same procedure as above,
pushing a new copy of the Status Word on the DS. To disable further
interrupts, the first interrupting processor should set the interrupt level to
00 to lockout all but the NMI. Note that interrupts are non-nestable and
non-reentrant.
A.2.6 Conditional Execution
Several instructions allow for conditional execution. The given condition
(a three-bit code) is matched against the current ALU state flags in the
Status Register. If the condition is true, the instruction is executed.
Otherwise, the equivalent of a no-op is performed.
The condition codes are:
Binary Condition(mnemonic) Boolean
000 On Any (ANY) any
001 On Zero (EQ) Z
010 On Not Zero (NE) Z
011 On Negative (NEG) N
100 On Carry (CY) C
101 On Overflow (OV) V
110 On Greater Than or Equal (GE) N-V + N-V
110 On Less Than or Equal (LE) Z + N-V + N"-V
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A.2.7 Execution Cycle
The system is initially in the reset state in which the stacks are empty, the
stack pointers are set to their reset state, the I/O ports are cleared, the
IOCR is zeroed, and the status register is zeroed. From this point, the
system begins accepting input on its ports.
Words arriving at the ports are prioritized for processing as follows:
1. Instructions arriving at lower-numbered ports have higher priority
over those arriving at higher-numbered ports, as well as over all data.
2. Data arriving at lower-numbered ports have priority over data
arriving at higher-numbered ports.
One instruction (if available) and any number of data words (if available)
are routed to the processor each processor cycle. Since both are
simultaneously available, it is possible to load instructions in parallel with
loading data, or execute instructions on immediately arriving data. It is
the implementer's responsibility to handle concurrency issues.
If the system is in the Normal state, instructions are processed as they
become available to the processor from the router. If no instruction is
available, any incoming data is pushed onto the DS. If an instruction is
executing and data is available to the processor from the router, it appears
to the current instruction as if it were pushed onto the stack already (with
proper precedence being observed). The number of data items which can
be concurrently pushed is defined by the implementation, and may be
critical where concurrency is an issue. When an instruction executes in
normal mode, the system state temporarily moves to the Executing state;
this can be used as an indication of processor activity. Again, an
implementation of the processor may allow superscalar execution of
instructions which do not have stack dependencies which would prevent
proper sequential execution.
When the LOAD instruction is executed, the system moves to the Loading
state. In this mode, all incoming instructions are placed on the IS. This
continues until the RESUME instruction is executed, which returns the
processor to the Normal mode.
If the EXEC instruction is executed, the processor moves to the Executing
mode. In this mode, instructions are
'popped'
off the IS and executed as if
they were arriving from the ports. Execution continues until the HALT
instruction is executed, when the system returns to Normal mode.
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If the system is in Normal mode and there are no pending instructions or
data, it simplywaits until there are. This is different from other architectures
which require the processor to always be doing something, even if it is a
no-op.
The only other state that the system can enter is an error state. If this
condition occurs, the processor completely stops and indicates the error in
the Status Register as 11; external lines may be used to provide error
specification. The only error condition mandated by the architecture is the
illegal instruction error. In general, errors found in other processors do
not occur in this architecture (i.e. memory-related errors).
The number of cycles required by each operation is not specified by the
architecture. The architecture has been designed to optimize certain
operations, such as the concurrent loading of data and instructions.
Processor implementations should strive tominimize time for all operations.
A.3.0 Programmer's Model (Level 2)
Data Stack DO, DTOS
D1
DS Pointer DSP
Port 1/0 IO PO
Regs.
11 P1
12 P2
13 P3
IOCR L3 13 L2 12 L1 11 LO IO
Status Reg. S1 SO M1 MO N c V z
Instruction
Stack
IS Pointer
IO, ITOS
11
ISP
Register Descriptions:
Data Stack & Instruction Stack: The two hardware stacks. The stacks
are circular queues. Overflow is not monitored since, using the Adjust
instructions, it is possible to keep several areas of the stack active at once.
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Stack Pointers: point to TOS. These can be read to the stack with the
PSP and PSPI instructions, and modified relatively with ADJ or absolutely
with SSP. The stack is implemented as a circular memory so that the pointers
roll over and under as necessary. The pointers may be physically only as
large as necessary, but are always viewed by the programmer as word-sized
registers.
Port I/O Registers: Word-plus-one bit registers which hold data as it
is moved in and out of the system. The router handles these directly,
although the programmer can specifically read from and write to any one.
The Instruction Bits are stored in the IOCR (for output). The ports may or
may not be physically present in the form of data latches.
I/O Control Register (IOCR): Stores I/O mode information. The I
bits represent the instruction bits for each of the output ports. The L bits
are the instruction lock out control bits. The IOCR may be read with the
PIO instruction and set with SIO.
Status Register: Lower 4-bits contain the standard ALU status, bits
4-5 hold the current interrupt mask, and bits 6-7 contain the system status.
The status codes are:
00 Normal
01 Executing
10 Loading
11 Error
The interrupt state is indicated by a separate interrupt acknowlegement
signal, as is the level of an accepted interrupt. If a particular error indication
is required, it is also implemented as separate signals.
A.4.0 Instruction Set
The instructions have been broken into five groups; the first two or three
bits of the instruction indicate the group to which it belongs. The groups
are:
Extensible Architecture Group (00)
Arithmetic Group (010)
Control Group (011)
Stack & I/O Group (10)
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Stack Adjust Group (11)
Many instructions have several modes of operation. To differentiate these
modes, one or more letters is affixed to the basic mnemonic. These affixes
are:
-I Apply to the instruction stack
L- Long or large; operand comes from the stack.
-C Constant; maintain the second operand to use as a
constant
The I postfix indicates that the instruction is to act on the I Stack. If there
is no I postfix, and the instruction does not implicitly operate on the I
Stack (such as EXEC), then the instruction operates on the D Stack.
Using the L prefix indicates that the operand for the instruction is to come
from the stack. If this operand is to come from the DS, then it is popped
off the top of stack. If it comes from the IS, then it is interpreted to be the
next word following the instruction. Note that this prefix is not used with
operations which always take an argument from the stack, but rather with
those which can either take an argument from the stack or use information
encoded in the instruction word.
The C postfix is used to indicate the constant mode. In this mode (used
with ALU operations), the second argument to the operation is not popped
from the stack. This allows it to be used repeatedly as a constant to an
operation.
In general, arguments come from the stack(s) or from within the instruction
byte. Whenever possible, data has been encoded in the instruction to reduce
stack access and usage.
Bits in the instruction are numbered from zero starting at the right (the
LSB).
The instruction set presented here contains all of the instructions defined
for the architecture. The minimum architecture level associated with each
instruction is noted in parentheses after the instruction's name. Additional
instructions may be added either within the processor or in an external
processor by using the Extensible Group. Note: the few unused bit patterns
remaining are reserved and may not be used.
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Appendix A contains the generic instruction formats. Appendix B contains
several assembler pseudo-instructions which perform standard stack
operations and can be implemented using single IXA instructions.
A.4.1 Extensible Architecture Group (00)
All 64 opcodes prefixed by 00 are reserved for use by external controllers.
The only instruction specified by the architecture for this group is EXTOP:
Name Mnemonic Bit Pattern Comments
Extended EXTOP 00000000 w ;w is word
representing op
EXTOP causes the next word to be interpreted as the instruction. This
allows for 2word-size additional instructions.
A processor which does not use any extended codes should treat all 00
group instructions as NOP instructions.
An implementation which does not support any extended instructions can
either treat 00 group instructions as NOPs or as illegal instructions.
A.4.2 Arithmetic Group (010)
The arithmetic group implements the standard arithmetic and logical
functions. These operations can only be performed on the DS. In many of
these instructions, bit 0 represents constant mode; instructions postfixed
with 'C have this bit set and only drop the TOS (the second element is
unmodified to be used again).
Name Mnemonic Bit Pattern Comments
Not (0) NOT 01000001
Bit-invert the TOS.
And (0) AND 01000010
ANDC 01000011 ;Save DS2
Logical AND of DS1 and DS2.
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Or (0) OR
ORC
Logical OR of DS1 and DS2.
Xor (0) XOR
XORC
Logical XOR of DS1 and DS2.
01000100
01000101 ;Save DS2
01000110
01000111 ;SaveDS2
SLL 01001000
SRL 01001001
SLA 01001010
SRA 01001011
SLR 01001100
SRR 01001101
Shifts (0) ;Shift-Left-Logical
;Shift-Right-Logical
;Shift-Left-Arith.
;Shift-Right-Arith.
;Shift-Left-Rotate
;Shift-Right-Rotate
Shifts DS1 as indicated. Logical shifts cause zeros to be placed in the
emptied-bits, and one's shifted out to set the C flag. Arithmetic shifting
causes the sign bit (7) to be preserved. Rotational shifting causes the bit
shifted out to fill the emptied bit position. Bit 0 is used as the direction
indicator, bits 1 and 2 indicate that the fill-bit source is zeros (00), the sign
bit (01), or the carry-out (10).
Add (0) ADD
ADDC
01010000
01010001 ;Save DS2
Adds DS1 to DS2.
Subtract (1) SUB
SUBC
01010010
01010011 ;Save DS2
Subtracts DS1 from DS2.
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Multiply (2) MUL 01010100
MULC 01010101 ;Save DS2 (to DS3)
Multiplies DS1 by DS2. Only the LSW is returned. The multiplication is a
signed operation.
Divide (2) DIV 01010110
DIVC 01010111 ;SaveDS2
Divides DS2 by DS1, returning the quotient. Overflow occurs if the resulting
quotient would exceed the representable range. An error occurs if the
dividend is zero. The division is a signed, integer operation.
Compare (2) CMP 01011000 ;Fully destructive
CMPI 01011001 ;Constant mode
CMPN 01011010 ;Non-destructive
Compare subtracts DS1 from DS2 and sets the condition flags. CMP pops
both operands, CMPI pops only the TOS, and CMPN leaves the operands
untouched. No result is pushed. In Level 0 and 1 implementations, this
function can be performed using combinations of SUB (or ADD and NOT),
ADJ and GET.
A.4.3 Control Group (011)
The control group contains miscellaneous instructions used to test and
modify various aspects of processor operation.
Name Mnemonic Bit Pattern Comments
Push Status Word (0) PSW 01100000
Pushes a copy of the current status word onto the DS.
Set Status Word (0) SSW 01100001
Sets the status word from the DS. Use to modify ALU settings, set interrupt
mask, or change processor status.
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Halt (!) HALTcond OlllOccc ;ccc is the condition
Conditionally stop IS based execution.
Push Stack Pointer (O)PSP 01100010 ;DS pointer
(1) PSPI 01100011 ;IS pointer
Pushes value of selected stack pointer onto DS. Value of DS for PSP is
prior to pushing pointer; value of IS for PSPI is after popping current
instruction. PSPI is not used for a Level 0 implementation
Push IO Mode (0) PIO 01100100
Pushes current IO Mode byte onto DS.
Set IO Mode (0) SIO 01100101
Sets the IO mode from the DS.
Load Instructions (1) LOAD 01100110
Loads instructions from all enabled ports into the IS. An implied PUSH is
performed for each incoming instruction. Load is terminated with the
RESUME instruction.
Resume Normal (1) RESUME 01100111
End a load and resume immediate execution of instructions as they arrive.
Execute from IS (1) EXEC Ollllccc ;ccc is condition
Conditionally begin executing instructions from IS.
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No Operation (0) NOP 01101000
Perform no operation this cycle. Processor state is unchanged.
Toggle Trace (1) TTRA 01101001
Toggles the current trace mode state. In stack-based execution, setting
trace mode causes the processor to stop after each instruction. An external
controller/ debugger must then issue an EXEC instruction to perform the
next instruction.
Clear Interrupt (1) CLRINT 01101010
Clears all interrupt acknowledgement lines (IACK), and returns the
processor to Normal mode. The pre-interrupt status word is not
automatically reset, but must be reloaded by the interrupting process.
A.4.4 Stack Manipulation & I/O Group (10)
The StackManipulation group contains instructions to read and write from
the four ports under the control of an instruction (normally port input is
automatic), as well as move data on the stacks and modify the stack pointers.
Name Mnemonic Bit Pattern Comments
Read from Port READ p lOOOOOpp ;pp is the port
Reads a word from the given port to the DS. An implied PUSH is performed.
The processor will wait indefinitely (or until RESET) for the word.
Write to Port (0) WRIT p lOOOOlpp ;pp is the port
(0) WRITC p 10001Opp
(1) WRITI p,w 10001 lpp
Writes a word from the DS (WRIT and WRITC) or IS (WRITI) to the given
port. An implied POP is performed. WRITI is not implemented in Level 0.
The processor will wait indefinitely (or until RESET) for the port's output
queue to accept the word.
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PushWord (1)
(1)
PUSHw
PUSHI w
10010000 w
10010001 w
Pushes the next word from the IS onto the DS or from the DS on to the IS.
Retrieve Word (0)
(0)*
GETn
LGET n, src
lOlOnnnn
10110000
;nnnn is offset
;n is offset
Copies the word at the given offset to the TOS of the DS. For LGET, the
offset comes from the DS and is taken to be the offset from the TOS after
the word representing the offset is popped. The assembler must either
assemble a PUSH prior to LGET, or provide another means of getting the
offset on to the DS.
*LGET is not required in any implementation if the depth of the DS is less
than 16 elements.
Swap Words SWAP 10010010
Swaps the top two elements of the DS.
A.4.5 Stack Pointer Adjust Group (11)
There are two instructions (and their variations) in this group. These
instructions directly modify the stack pointers, either relatively (ADJ) or
absolutely (SSP).
Name Mnemonic Bit Pattern Comments
Adjust Stack (0) ADJ cond, off HOOnccc ;ccc is condition,
Pointer ;n+l is offset
(0)* LADJ cond, off HlOOccc n
(1) ADJI cond, off HOlnccc
(1)* LADJI cond, off HllOccc n
Conditionally adjust the stack pointer by the given offset for the indicated
stack. For the long-mode instructions, the offset comes from the DS, and
the adjustment is relative to the TOS after the offset is popped (or, in the
case of ADJI/LADJI, after the instruction is popped). The assembler must
either assemble a PUSH prior to LADJ, or provide another means of getting
the offset on to the DS.
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*LADJ and LADJI are only required if the IS is present (LADJI) or it is
necessary to modify the stack pointer by more than two elements and it is
more efficient to do so with a long instruction as opposed to multiple
short instructions.
Set Stack Pointer (0)
(1)
SSP cond, val
SSPI cond, val
lllOlccc
lllllccc
;ccc is condition
Conditionally sets selected stack pointer from the DS. The assembler must
either assemble a PUSH prior to SSP, or provide another means of providing
the offset.
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Appendix B - Condition Code Results
This appendix contains a complete listing of the frequencies of various 68000
condition codes used in section 2.5.7. Thesewere determined by lexically scanning
single code resources in ten different Macintosh applications. The applications
scannedwere:
Application Purpose Resource Number
ADExpand DecompressionUtility 6
TrueType Converter Font Translation Utility 2
Spectre Game 7
Sound Tracker Sound GenerationUtility 3
Shufflepuck Cafe Game 5
Expert Color Paint Graphics Application 7
SoftPC DOS Emulation 11
StyleWriter Printer Driver -8192
Think C C Compiler 7
ZTerm Communications 8
A simple text scan was made of each selected resource. Selection of resources
was based primarily on size; extremely large
resources were unscannable and
small ones were of lesser value. No attemptwas made to decode the resources.
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Appendix C - VHDL Source Code
This appendix contains the source code to the three VHDL programs described
in section 3.1. The first program represents a two-port, Level 2 implementation of
the architecture. The second is a simple program controller for testing the model.
The last program is a test bench connecting the first two programs into a single
unit.
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Appendix D - Level 0 Test Program
This appendix contains the source code and assembled listings of the IXA Level 0
test program which tests all Level 0 instructions and several variations. This was
used with both the VHDL and FPGA systems for verification.
; IXA Level 0 Test Program
;A11 Level 0 instructions are tested.
PROCRESET
; PROCESSOR I/O TEST SET
DATA 01
WRITC 0
DATA 02
WRITC 0
READ 0
DATA 03
WRITC 0
READ 0
DATA 04
WRIT 0
WRIT 0
WRIT 0
WRIT 0
WRIT 0
AUTOMATICALLY PUSH 1
SHOULD WRITE 1
AUTOMATICALLY PUSH 2
SHOULD WRITE 2
READ PORT 0
DATA TO BE FED TO PORT 0
SHOULD WRITE 3
READ PORT 0
DATA TO BE FED TO PORT 0
SHOULD WRITE 4
SHOULD WRITE 3
SHOULD WRITE 2
SHOULD WRITE 1
SHOULD WRITE 4 - TEST WRAP-AROUND
; PROCESSOR ALU TEST SET
DATA 01
DATA 01
NOT
WRITC 0
ADD
WRITC 0
DATA 0
ANDC
WRIT 0
DATA &HFF
AND
WRITC 0
DATA 0
DATA 0
OR
WRITC 0
ORC
WRITC 0
DATA &HFF
XORC
WRITC 0
XOR
WRITC 0
DATA &HAA
SLL
WRITC 0
SRL
WRITC 0
DATA &HAA
SLA
WRITC
SRA
WRITC
; SHOULD WRITE FE
; SHOULD WRITE FF
; SHOULD WRITE 0
; SHOULD WRITE FF
; SHOULD WRITE 0
; SHOULD WRITE FF
; SHOULD WRITE 0
; SHOULD WRITE FF
; SHOULD WRITE 54
; SHOULD WRITE 2A
; SHOULD WRITE 54
; SHOULD WRITE 2A
DATA &HAA
SLR
WRITC 0
SLR
WRITC 0
SRR
WRITC 0
SRR
WRITC 0
; PROCESSOR
PROCRESET
PSW
WRITC 0
DATA &HFF
DATA &HFF
ADD
PSW
WRIT 0
DATA 0
SSW
PSW
WRIT 0
PIO
WRIT 0
DATA 1
SIO
PIO
WRIT 0
; PROCESSOR
PSP
WRITC 0
PSP
WRIT 0
DATA 01
DATA 02
DATA 03
WRITC 0
GET 0
WRIT 0
GET 1
WRIT 0
PSP
SSP ANY
WRITC 0
SWAP
WRIT 0
WRIT 0
WRIT 0
SSP ANY
WRIT 0
ADJ ANY,0
; SHOULD WRITE 55
; SHOULD WRITE AA
; SHOULD WRITE 55
; SHOULD WRITE AA
CONTROL TEST SET
; RESET PROCESSOR
; SHOULD WRITE 0
; SHOULD WRITE 0C (NEGATIVE, CARRY)
; SHOULD WRITE 0
; SHOULD WRITE 0
INSTRUCTION BIT OF PORT 0 SHOULD BECOME SET
; SHOULD WRITE 1
STACK MANIPULATION TEST SET
;WRITES CURRENT STACK POINTER FOR BASELINE TEST
WRITES NEW STACK POINTER -
SHOULD BE ONE LESS THAN ABOVE
FILL STACK WITH DATA
; STACK POINTER LEFT POINTING AT 3
; SHOULD WRITE 3
; SHOULD WRITE 3
; SHOULD WRITE 2
; SHOULD WRITE 3
SHOULD WRITE 2
SHOULD WRITE 3
SHOULD WRITE 1
WAS POINTING BACK AT STACK POINTER
SAVED EARLIER, NOW AT 2
SHOULD WRITE 2
WRITC 0
DATA &HFF
DATA &HFF
ADDC
ADJ EQ , 0
WRITC 0
ADJ NE , 0
WRIT 0
WRITC 0
ADJ NEG, 0
WRIT 0
WRITC 0
ADJ CY , 0
WRITC 0
ADJ OV, 0
WRITC 0
ADJ GE, 0
WRITC 0
ADJ LE , 0
WRITC 0
; SHOULD WRITE 1
ADJUST SHOULD FAIL
SHOULD WRITE FE
ADJUST SHOULD SUCCEED
SHOULD WRITE FF
SHOULD WRITE 1
ADJUST SHOULD SUCCEED
SHOULD WRITE 2
SHOULD WRITE FE
ADJUST SHOULD SUCCEED
SHOULD WRITE FF,
ADJ SHOULD FAIL
SHOULD WRITE FF
ADJ SHOULD FAIL
SHOULD WRITE FF
ADJUST SHOULD SUCCEED
WHOULD WRITE 1
Appendix E - VHDL Model Test Results
This appendix lists the results of running the Level 0 test program discussed in
Appendix D on the VHDL model. The columns in the report represent:
1. Time (ns)
2. IP2PCINTT (handshake out from the processor)
3. PC2IPINlT (handshake out from the program controller)
4. SWBUS (the status word)
5. PORT0IP2PC (processor output port 0)
6. PORT0PC2IP (processor input port 0)
Note that the results are slightly different than those run on the FPGA model
because the VHDL model has a larger DS so that wrap-around does not occur at
the same point.
0..0 0 0
25..0 0 0
30. 0 0 1
40..0 0 0
45..0 1 1
50..0 0 1
55..0 0 0
60..0 0 1
70..0 0 0
75 .0 1 1
80 .0 0 1
85..0 0 0
90 .0 0 1
100 ,0 0 0
105 .0 0 1
115 .0 0 0
120 .0 1 1
125 .0 0 1
130 .0 0 0
135 .0 0 1
145 .0 0 0
150 .0 0 1
160 .0 0 0
165 .0 1 1
170..0 0 1
175..0 0 0
180..0 1 1
185..0 0 1
190..0 0 0
195..0 1 1
200..0 0 1
205..0 0 0
210.,0 1 1
215..0 0 1
220..0 0 0
225. 0 1 1
230. 0 0 1
235. 0 0 0
240. 0 0 1
0 80000000 80000000
0 80000000 1
0 80000000 1
0 80000000 188
0 1 188
0 1 188
0 1 2
0 1 2
0 1 188
0 2 188
0 2 188
0 2 180
0 2 180
0 2 3
0 2 3
0 2 188
0 3 188
0 3 188
0 3 180
0 3 180
0 3 4
0 3 4
0 3 184
0 4 184
0 4 184
0 4 184
0 180 184
0 180 184
0 180 184
0 3 184
0 3 184
0 3 184
0 180 184
0 180 184
0 180 184
0 2 184
0 2 184
0 2 1
0 2 1
250.0 0 0
255.0 0 1
265.0 0 0
270.0 0 1
280.0 0 0
285.0 1 1
290.0 0 1
295.0 0 0
300.0 0 1
310.0 0 0
315.0 1 1
320.0 0 1
325.0 0 0
330.0 0 1
340.0 0 0
345.0 0 1
355.0 0 0
360.0 1 1
365.0 0 1
370.0 0 0
375.0 0 1
385.0 0 0
390.0 0 1
400.0 0 0
405.0 1 1
410.0 0 1
415.0 0 0
420.0 0 1
430.0 0 0
435.0 0 1
445.0 0 0
450.0 0 1
460.0 0 0
465.0 1 1
470.0 0 1
475.0 0 0
480.0 0 1
490.0 0 0
495.0 1 1
0 2 1
0 2 1
0 2 141
1 2 141
1 2 188
1 1 188
1 1 188
1 1 150
0 1 150
0 1 188
0 2 188
0 2 188
0 2 0
0 2 0
0 2 143
1 2 143
1 2 184
1 0 184
1 0 184
1 0 FF
1 0 FF
1 0 142
0 0 142
0 0 188
0 2 188
0 2 188
0 2 0
0 2 0
0 2 0
0 2 0
0 2 144
1 2 144
1 2 188
1 0 188
1 0 188
1 0 145
1 0 145
1 0 188
1 0 188
500.0 0 1
505.0 0 0
510.0 0 1
520.0 0 0
525.0 0 1
535.0 0 0
540.0 1 1
545.0 0 1
550.0 0 0
555.0 0 1
565.0 0 0
570.0 1 1
575.0 0 1
580.0 0 0
585.0 0 1
595.0 0 0
600.0 0 1
610.0 0 0
615.0 1 1
620.0 0 1
625.0 0 0
630.0 0 1
640.0 0 0
645.0 1 1
650.0 0 1
655.0 0 0
660.0 0 1
670.0 0 0
675.0 0 1
685.0 0 0
690.0 1 1
695.0 0 1
700.0 0 0
705.0 0 1
715.0 0 0
720.0 1 1
725.0 0 1
730.0 0 0
735.0 0 1
1 0 188
1 0 FF
1 0 FF
1 0 147
8 0 147
8 0 188
8 FF 188
8 FF 188
8 FF 146
8 FF 146
8 FF 188
8 FF 188
8 FF 188
8 FF AA
3 FF AA
8 FF 148
4 FF 148
4 FF 188
4 54 188
4 54 188
4 54 149
0 54 149
0 54 188
0 2A 188
0 2A 188
0 2A AA
0 2A AA
0 2A 14A
6 2A 14A
6 2A 188
6 54 188
6 54 188
6 54 14B
0 54 14B
0 54 188
0 2A 188
0 2A 188
0 2A AA
0 2A AA
745.0 0 0
750.0 0 1
760.0 0 0
765.0 1 1
770.0 0 1
775.0 0 0
780.0 0 1
790.0 0 0
795.0 1 1
800.0 0 1
805.0 0 0
810.0 0 1
820.0 0 0
825.0 1 1
830.0 0 1
835.0 0 0
840.0 0 1
850.0 0 0
855.0 1 1
860.0 0 1
865.0 0 0
870.0 0 1
880.0 0 0
885.0 1 1
890.0 0 1
895.0 0 0
900.0 0 1
910.0 0 0
915.0 0 1
925.0 0 0
930.0 0 1
940.0 0 0
945.0 0 1
955.0 0 0
960.0 1 1
965.0 0 1
970.0 0 0
975.0 0 1
985.0 0 0
0 2A 14C
4 2A 14C
4 2A 188
4 55 188
4 55 188
4 55 14C
8 55 14C
8 55 188
8 AA 188
8 AA 188
8 AA 14D
0 AA 14D
0 AA 188
0 55 188
0 55 188
0 55 14D
C 55 14D
C 55 188
c AA 188
c AA 188
c AA 160
c AA 160
c AA 188
c c 188
c C 188
c C FF
c C FF
c C FF
c C FF
c c 150
c c 150
c c 160
c c 160
c c 184
c c 184
c c 184
c c 0
c c 0
c c 161
990. 0 0 1
1000. 0 0 0
1005. 0 0 1
1015. 0 0 0
1020. 0 1 1
1025. 0 0 1
1030. 0 0 0
1035..0 0 1
1045..0 0 0
1050.,0 1 1
1055..0 0 1
1060..0 0 0
1065..0 0 1
1075..0 0 0
1080..0 0 1
1090 .0 0 0
1095 .0 0 1
1105 .0 0 0
1110 .0 1 1
1115 .0 0 1
1120 .0 0 0
1125 .0 0 1
1135 .0 0 0
1140 .0 1 1
1145 .0 0 1
1150 .0 0 0
1155 .0 0 1
1165 .0 0 0
1170 .0 1 1
1175 .0 0 1
1180 .0 0 0
1185 .0 0 1
1195 .0 0 0
1200..0 0 1
1210..0 0 0
1215..0 0 1
1225..0 0 0
1230,,0 1 1
1235,,0 0 1
0 c 161
0 c 160
0 c 160
0 c 184
0 0 184
0 0 184
0 0 164
0 0 164
0 0 184
0 0 184
0 0 184
0 0 1
0 0 1
0 0 165
0 0 165
0 0 164
0 0 164
0 0 184
0 101 184
0 101 184
0 101 162
0 101 162
0 101 188
0 106 188
0 106 188
0 106 162
0 106 162
0 106 184
0 105 184
0 105 184
0 105 1
0 105 1
0 105 2
0 105 2
0 105 3
0 105 3
0 105 188
0 103 188
0 103 188
1240. 0 0 0
1245. 0 0 1
1255. 0 0 0
1260. 0 1 1
1265. 0 0 1
1270. 0 0 0
1275. 0 0 1
1285. 0 0 0
1290. 0 1 1
1295. 0 0 1
1300..0 0 0
1305..0 0 1
1315..0 0 0
1320..0 0 1
1330..0 0 0
1335 .0 1 1
1340 .0 0 1
1345 .0 0 0
1350 .0 0 1
1360 .0 0 0
1365 .0 1 1
1370 .0 0 1
1375 .0 0 0
1380 .0 1 1
1385 .0 0 1
1390 .0 0 0
1395 .0 1 1
1400 .0 0 1
1405 .0 0 0
1410 .0 0 1
1420 .0 0 0
1425 .0 1 1
1430 .0 0 1
1435 .0 0 0
1440 .0 0 1
1450 .0 0 0
1455 .0 1 1
1460 .0 0 1
1465 .0 0 0
0 103 1AO
0 103 1A0
0 103 184
0 103 184
0 103 184
0 103 1A1
0 103 1A1
0 103 184
0 102 184
0 102 184
0 102 162
0 102 162
0 102 ICO
0 102 ICO
0 102 188
0 103 188
0 103 188
0 103 192
0 103 192
0 103 184
0 102 184
0 102 184
0 102 184
0 103 184
0 103 184
0 103 184
0 101 184
0 101 184
0 101 ICO
0 101 ICO
0 101 184
0 1FE 184
0 1FE 184
0 1FE ICO
0 1FE ICO
0 1FE 188
0 1AA 188
0 1AA 188
0 1AA FF
1470. 0 0 1
1480. 0 0 0
1485. 0 0 1
1495. 0 0 0
1500. 0 0 1
1510. 0 0 0
1515. 0 0 1
1525..0 0 0
1530..0 1 1
1535.,0 0 1
1540..0 0 0
1545.,0 0 1
1555..0 0 0
1560..0 1 1
1565..0 0 1
1570..0 0 0
1575..0 1 1
1580 .0 0 1
1585 .0 0 0
1590 .0 0 1
1600 .0 0 0
1605 .0 1 1
1610 .0 0 1
1615 .0 0 0
1620 .0 1 1
1625 .0 0 1
1630 .0 0 0
1635 .0 0 1
1645 .0 0 0
1650 .0 1 1
1655 .0 0 1
1660 .0 0 0
1665 .0 0 1
1675 .0 0 0
1680 .0 1 1
1685 .0 0 1
1690 .0 0 0
1695 .0 0 1
1705..0 0 0
0 1AA FF
0 1AA FF
0 1AA FF
0 1AA 151
C 1AA 151
C 1AA 1C1
C 1AA 1C1
C 1AA 188
c 1FE 188
c 1FE 188
c 1FE 1C2
c 1FE 1C2
c 1FE 184
c IFF 184
c IFF 184
c IFF 188
c 1AA 188
c 1AA 188
c 1AA 1C3
c 1AA 1C3
c 1AA 184
c 1AA 184
c 1AA 184
c 1AA 188
c 102 188
c 102 188
c 102 1C4
c 102 1C4
c 102 188
c 102 188
c 102 188
c 102 1C5
c 102 1C5
c 102 188
c 102 188
c 102 188
c 102 1C6
c 102 1C6
c 102 188
1710.0 1 1 C 102 188
1715.0 0 1 C 102 188
1720.0 0 0 C 102 1C7
1725.0 0 1 C 102 1C7
1735.0 0 0 C 102 188
1740.0 1 1 C 102 188
1745.0 0 1 C 102 188
1750.0 0 0 C 102 188
Time (ns) "/ ip2pc0init 'Vport0ip2pc
~/pc2 ipOinit /\ /port0pc2ip
~ / swbus
The second test run on the VHDL model was to verify that instructions could be
loaded executed from the stack. The following short program loads a subprogram
which, when executed, increments and writes the number on the top of the DS.
Note that the subprogrammust load in the reverse of execution order. The results
of executing this program are shown in the timing diagram below.
LOAD 166
HALT 170
WRITC 188
ADD 150
INST 1 101
PUSH 190
RESUME 167
DATA 0 0
EXEC ANY 178
END FFFF
BEGIN LOADING PROGRAM
END OF SUBPROGRAM
WRITE TOS BUT PRESERVE IT
ADD THE TWO NUMBERS
CONSTANT '1' ENCODED AS AN
INSTRUCTION TO GET IT ON TO
THE IS
PUSH THE NEXT IS NUMBER ON TO
THE TOP OF THE DS .
RESUME NORMAL MODE
PUSH A ' 0 ' ON TO THE DS
EXECUTE THE SUBPROGRAM
DONE
/ 1 papcLimit
/pc2ip0init
/fesetip
/swbus X0
JLJULJL
A<80 J0 _VG
/port0ip2pc yaoonoooo
/PoL-topc2ip yB0000000 )(T7GXnG)(i8GXi5o )(itjT~Xi9o XGTXo * XTtT
/start
/lesetpc
0.0 100.0
Time (ns)
Jx
_<_
Appendix F - FPGA Logic Diagrams
This appendix contains the logic diagrams used in the generation of the final
FPGA-based processor. These were created inMentor Graphics NETED, v7.
There are eight diagrams:
1. Top Level Schematic
2. ALU Bit
3. Arithmetic/LogicUnit
4. Input/OutputUnit
5. Data Stack
6. Control Register Block
7. Clock Phase Generator
8. Control Unit
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Appendix G - Test Results for the FPGA System
This appendix contains the simulation results for the Level 0 test program run on
the FPGA model. It was run against the back-annotated model using maximum
delays.
The simulation results have been annotated along the right-hand side to make
them easier to follow.
TIME ^inbus ASWs ASWc "SWz ^IHo '"OHo
"^outbus ASWn "SWv ~IHi AOHi
0.0 OOOz 000 X X X X X lz 0 Oz 0 ; processor
55.2 OOOz 000 X X 0 X X lz 0 Oz 0
55.8 OOOz 000 0 X 0 X X lz 0 Oz 0
57.2 OOOz 000 0 x 0 X 0 lz 0 Oz 0
58.0 OOOz 000 0 X 0 0 0 lz 0 Oz 0
68.9 OOOz 000 0 0 0 0 0 lz 0 Oz 0
5000.0 OOOz 000 0 0 0 0 0 Oz 0 Oz 0
6000.0 OOOz 000 0 0 0 0 0 lz 0 Oz 0
10064.8 OOOz 000 0 0 0 0 0 lz 1 Oz 0
11000.0 OOOz 000 0 0 0 0 0 Oz 1 Oz 0
11047.6 OOOz 000 0 0 0 0 0 Oz 0 Oz 0
12000.0 OOlz 000 0 0 0 0 0 lz 0 Oz 0 ; load a ' 1 '
16064.8 OOlz 000 0 0 0 0 0 lz 1 Oz 0
17000.0 OOlz 000 0 0 0 0 0 Oz 1 Oz 0
17047.6 OOlz 000 0 0 0 0 0 Oz 0 Oz 0
18000.0 188z 000 0 0 0 0 0 lz 0 Oz 0 ;wr i t e a ' 1
20603 .4 188z 000 0 0 0 0 0 lz 1 Oz 0
23000.0 188z 000 0 0 0 0 0 Oz 1 Oz 0
23047.6 188z 000 0 0 0 0 0 Oz 0 Oz 0
23070.3 188z 001 0 0 0 0 0 Oz 0 Oz 0
23078.0 188z 001 0 0 0 0 0 Oz 0 Oz 1
25000.0 188z 001 0 0 0 0 0 Oz 0 lz 1
25046.0 188z 001 0 0 0 0 0 Oz 0 lz 0
26000.0 188z 001 0 0 0 0 0 Oz 0 Oz 0
27000.0 002z 001 0 0 0 0 0 lz 0 Oz 0 ; load a ' 2 '
31064.8 002z 001 0 0 0 0 0 lz 1 Oz 0
32000.0 002z 001 0 0 0 0 0 Oz 1 Oz 0
32047.6 002z 001 0 0 0 0 0 Oz 0 Oz 0
33000.0 188z 001 0 0 0 0 0 lz 0 Oz 0 ;write a '2
35603.4 188z 001 0 0 0 0 0 lz 1 Oz 0
38000.0 188z 001 0 0 0 0 0 Oz 1 Oz 0
38047.6 188z 001 0 0 0 0 0 Oz 0 Oz 0
38070.8 188z 003 0 0 0 0 0 Oz 0 Oz 0
38071.4 188z 002 0 0 0 0 0 Oz 0 Oz 0
38078.0 188z 002 0 0 0 0 0 Oz 0 Oz 1
40000.0 188z 002 0 0 0 0 0 Oz 0 lz 1
40046.0 188z 002 0 0 0 0 0 Oz 0 lz 0
41000.0 188z 002 0 0 0 0 0 Oz 0 Oz 0
42000.0 180z 002 0 0 0 0 0 lz 0 Oz 0 ; read a . . .
44603 .4 180z 002 0 0 0 0 0 lz 1 Oz 0
47000.0 180z 002 0 0 0 0 0 Oz 1 Oz 0
47047.6 180z 002 0 0 0 0 0 Oz 0 Oz 0
48000 .0 003z 002 0 0 0 0 0 lz 0 Oz 0 ;
'3'
48113.9 003z 002 0 0 0 0 0 lz 1 Oz 0
53000 .0 003z 002 0 0 0 0 0 Oz 1 Oz 0
53047.6 003z 002 0 0 0 0 0 Oz 0 Oz 0
54000.0 188z 002 0 0 0 0 0 lz 0 Oz 0 ;wr i t e a '3
56603 .4 188z 002 0 0 0 0 0 lz 1 Oz 0
59000.0 188z 002 0 0 0 0 0 Oz 1 Oz 0
59047.6 188z 002 0 0 0 0 0 Oz 0 Oz 0
59070.3 188z 003 0 0 0 0 0 Oz 0 Oz 0
59078.0 188z 003 0 0 0 0 0 Oz 0 Oz 1
61000 .0 188z 003 0 0 0 0 0 Oz 0 lz 1
reset
TIME "inbus ~SWs ASWc ASWz ~IHo AOHo
Aoutbus '-SWn ASWv AIHi AOHi
61046. 0 188z 003 0 0 0 0 0 Oz 0 lz 0
62000. 0 188z 003 0 0 0 0 0 Oz 0 Oz 0
63000. 0 180z 003 0 0 0 0 0 lz 0 Oz 0
65603. 4 180z 003 0 0 0 0 0 lz 1 Oz 0
68000. 0 180z 003 0 0 0 0 0 Oz 1 Oz 0
68047. 6 180z 003 0 0 0 0 0 Oz 0 Oz 0
69000. 0 004z 003 0 0 0 0 0 lz 0 Oz 0
69113. 9 004z 003 0 0 0 0 0 lz 1 Oz 0
74000. 0 004z 003 0 0 0 0 0 Oz 1 Oz 0
74047. 6 004z 003 0 0 0 0 0 Oz 0 Oz 0
75000. 0 184z 003 0 0 0 0 0 lz 0 Oz 0
77603. 4 184z 003 0 0 0 0 0 lz 1 Oz 0
80000. 0 184z 003 0 0 0 0 0 Oz 1 Oz 0
80047..6 184z 003 0 0 0 0 0 Oz 0 Oz 0
80071..4 184z 002 0 0 0 0 0 Oz 0 Oz 0
80071..5 184z 006 0 0 0 0 0 Oz 0 Oz 0
80071..9 184z 004 0 0 0 0 0 Oz 0 Oz 0
80078, 0 184z 004 0 0 0 0 0 Oz 0 Oz 1
82000,.0 184z 004 0 0 0 0 0 Oz 0 lz 1
82046..0 184z 004 0 0 0 0 0 Oz 0 lz 0
83000..0 184z 004 0 0 0 0 0 Oz 0 Oz 0
84000..0 184z 004 0 0 0 0 0 lz 0 Oz 0
86603 . 4 184z 004 0 0 0 0 0 lz 1 Oz 0
89000..0 184z 004 0 0 0 0 0 Oz 1 Oz 0
89047 .6 184z 004 0 0 0 0 0 Oz 0 Oz 0
89070 .3 184z 005 0 0 0 0 0 Oz 0 Oz 0
89070 .8 184z 007 0 0 0 0 0 Oz 0 Oz 0
89073 .2 184z 003 0 0 0 0 0 Oz 0 Oz 0
89078 .0 184z 003 0 0 0 0 0 Oz 0 Oz 1
91000 .0 184z 003 0 0 0 0 0 Oz 0 lz 1
91046 .0 184z 003 0 0 0 0 0 Oz 0 lz 0
92000 .0 184z 003 0 0 0 0 0 Oz 0 Oz 0
93000 .0 184z 003 0 0 0 0 0 lz 0 Oz 0
95603 .4 184z 003 0 0 0 0 0 lz 1 Oz 0
98000 .0 184z 003 0 0 0 0 0 Oz 1 Oz 0
98047 .6 184z 003 0 0 0 0 0 Oz 0 Oz 0
98071 .4 184z 002 0 0 0 0 0 Oz 0 Oz 0
98078 .0 184z 002 0 0 0 0 0 Oz 0 Oz 1
100000 .0 184z 002 0 0 0 0 0 Oz 0 lz 1
100046 .0 184z 002 0 0 0 0 0 Oz 0 lz 0
101000 .0 184z 002 0 0 0 0 0 Oz 0 Oz 0
102000 .0 184z 002 0 0 0 0 0 lz 0 Oz 0
104603 .4 184z 002 0 0 0 0 0 lz 1 Oz 0
107000 .0 184z 002 0 0 0 0 0 Oz 1 Oz 0
107047 .6 184z 002 0 0 0 0 0 Oz 0 Oz 0
107070 .3 184z 003 0 0 0 0 0 Oz 0 Oz 0
107071 .9 184z 001 0 0 0 0 0 Oz 0 Oz 0
107078 .0 184z 001 0 0 0 0 0 Oz 0 Oz 1
109000 .0 184z 001 0 0 0 0 0 Oz 0 lz 1
109046 .0 184z 001 0 0 0 0 0 Oz 0 lz 0
110000 .0 184z 001 0 0 0 0 0 Oz 0 Oz 0
111000 .0 184z 001 0 0 0 0 0 lz 0 Oz 0
113603 .4 184z 001 0 0 0 0 0 lz 1 Oz 0
read a .
write a
;wr i te a
;wr i te a ' 2 '
: wr i te a ' 1 '
TIME Ainbus ASWs ASWc ASWz AIHo A0Ho
Aoutbus ASWn ASWv "IHi ~OHi
116000..0 184z 001 0 0 0 0 0 Oz 1 Oz 0
116047..6 184z 001 0 0 0 0 0 Oz 0 Oz 0
116071.,4 184z 000 0 0 0 0 0 Oz 0 Oz 0
116071.,5 184z 004 0 0 0 0 0 Oz 0 Oz 0
116078.,0 184z 004 0 0 0 0 0 Oz 0 Oz 1
118000,,0 184z 004 0 0 0 0 0 Oz 0 lz 1
118046,.0 184z 004 0 0 0 0 0 Oz 0 lz 0
119000,.0 184z 004 0 0 0 0 0 Oz 0 Oz 0
120000,.0 OOlz 004 0 0 0 0 0 lz 0 Oz 0
124064..8 OOlz 004 0 0 0 0 0 lz 1 Oz 0
125000..0 OOlz 004 0 0 0 0 0 Oz 1 Oz 0
125047..6 OOlz 004 0 0 0 0 0 Oz 0 Oz 0
126000..0 OOlz 004 0 0 0 0 0 lz 0 Oz 0
130064..8 OOlz 004 0 0 0 0 0 lz 1 Oz 0
131000,.0 OOlz 004 0 0 0 0 0 Oz 1 Oz 0
131047 .6 OOlz 004 0 0 0 0 0 Oz 0 Oz 0
132000 .0 141z 004 0 0 0 0 0 lz 0 Oz 0
134603 .4 141z 004 0 0 0 0 0 lz 1 Oz 0
137000 .0 141z 004 0 0 0 0 0 Oz 1 Oz 0
137047 .6 141z 004 0 0 0 0 0 Oz 0 Oz 0
137088 .4 141z 004 0 1 0 0 0 Oz 0 Oz 0
138000 .0 188z 004 0 1 0 0 0 lz 0 Oz 0
140603 .4 188z 004 0 1 0 0 0 lz 1 Oz 0
143000 .0 188z 004 0 1 0 0 0 Oz 1 Oz 0
143047 .6 188z 004 0 1 0 0 0 Oz 0 Oz 0
143069 .8 188z OOC 0 1 0 0 0 Oz 0 Oz 0
143070 .4 188z 04C 0 1 0 0 0 Oz 0 Oz 0
143070 .8 188z 04E 0 1 0 0 0 Oz 0 Oz 0
143071 .1 188z 05E 0 1 0 0 0 Oz 0 Oz 0
143071 .5 188z OFE 0 1 0 0 0 Oz 0 Oz 0
143078 .0 188z OFE 0 1 0 0 0 Oz 0 Oz 1
145000 .0 188z OFE 0 1 0 0 0 Oz 0 lz 1
145046 .0 188z OFE 0 1 0 0 0 Oz 0 lz 0
146000 .0 188z OFE 0 1 0 0 0 Oz 0 Oz 0
147000 .0 150z OFE 0 1 0 0 0 lz 0 Oz 0
149603 .4 150z OFE 0 1 0 0 0 lz 1 Oz 0
152000 .0 150z OFE 0 1 0 0 0 Oz 1 Oz 0
152047 .6 150z OFE 0 1 0 0 0 Oz 0 Oz 0
153000 .0 188z OFE 0 1 0 0 0 lz 0 Oz 0
155603 .4 188z OFE 0 1 0 0 0 lz 1 Oz 0
158000 .0 188z OFE 0 1 0 0 0 Oz 1 Oz 0
158047 .6 188z OFE 0 1 0 0 0 Oz 0 Oz 0
158070 .3 188z OFF 0 1 0 0 0 Oz 0 Oz 0
158078 .0 188z OFF 0 1 0 0 0 Oz 0 Oz 1
160000 .0 188z OFF 0 1 0 0 0 Oz 0 lz 1
160046 .0 188z OFF 0 1 0 0 0 Oz 0 lz 0
161000 .0 188z OFF 0 1 0 0 0 Oz 0 Oz 0
162000 .0 OOOz OFF 0 1 0 0 0 lz 0 Oz 0
166064 .8 OOOz OFF 0 1 0 0 0 lz 1 Oz 0
167000 .0 OOOz OFF 0 1 0 0 0 Oz 1 Oz 0
167047 .6 OOOz OFF 0 1 0 0 0 Oz 0 Oz 0
168000 .0 143z OFF 0 1 0 0 0 lz 0 Oz 0
170603 .4 143z OFF 0 1 0 0 0 lz 1 Oz 0
;wr i t e a
load a ' 1 '
load a
; invert it
; write
' FE '
: add ' 1 ' + ' FE '
:write
'FF'
load
;ANDC it
TIME Ainbus ASWs ASWc ASWz -IHo AOHo
"outbus ASWn ASWv AIHi AOHi
173000. 0 143z OFF 0 1 0 0 0 Oz 1 Oz 0
173047 . 6 143z OFF 0 1 0 0 0 Oz 0 Oz 0
173077. 5 143z OFF 0 1 0 0 1 Oz 0 Oz 0
173092. 7 143z OFF 0 0 0 0 1 Oz 0 Oz 0
174000. 0 184z OFF 0 0 0 0 1 lz 0 Oz 0
176603 . 4 184z OFF 0 0 0 0 1 lz 1 Oz 0
179000. 0 184z OFF 0 0 0 0 1 Oz 1 Oz 0
179047. 6 184z OFF 0 0 0 0 1 Oz 0 Oz 0
179071..3 184z 0B7 0 0 0 0 1 Oz 0 Oz 0
179071..4 184z 0B6 0 0 0 0 1 Oz 0 Oz 0
179071.,9 184z 0A4 0 0 0 0 1 Oz 0 Oz 0
179072..5 184z 024 0 0 0 0 1 Oz 0 Oz 0
179073 .,2 184z 000 0 0 0 0 1 Oz 0 Oz 0
179078.,0 184z 000 0 0 0 0 1 Oz 0 Oz 1
181000.,0 184z 000 0 0 0 0 1 Oz 0 lz 1
181046.,0 184z 000 0 0 0 0 1 Oz 0 lz 0
182000..0 184z 000 0 0 0 0 1 Oz 0 Oz 0
183000..0 OFFz 000 0 0 0 0 1 lz 0 Oz 0
187064..8 OFFz 000 0 0 0 0 1 lz 1 Oz 0
188000,.0 OFFz 000 0 0 0 0 1 Oz 1 Oz 0
188047,,6 OFFz 000 0 0 0 0 1 Oz 0 Oz 0
189000 .0 142z 000 0 0 0 0 1 lz 0 Oz 0
191603 .4 142z 000 0 0 0 0 1 lz 1 Oz 0
194000 .0 142z 000 0 0 0 0 1 Oz 1 Oz 0
194047 .6 142z 000 0 0 0 0 1 Oz 0 Oz 0
194079 .5 142z 000 0 0 0 0 0 Oz 0 Oz 0
194088 .4 142z 000 0 1 0 0 0 Oz 0 Oz 0
195000 .0 188z 000 0 1 0 0 0 lz 0 Oz 0
197603 .4 188z 000 0 1 0 0 0 lz 1 Oz 0
200000 .0 188z 000 0 1 0 0 0 Oz 1 Oz 0
200047 .6 188z 000 0 1 0 0 0 Oz 0 Oz 0
200069 .8 188z 008 0 1 0 0 0 Oz 0 Oz 0
200070 .3 188z 009 0 1 0 0 0 Oz 0 Oz 0
200070 .4 188z 049 0 1 0 0 0 Oz 0 Oz 0
200070 .8 188z 04B 0 1 0 0 0 Oz 0 Oz 0
200071 .1 188z 05B 0 1 0 0 0 Oz 0 Oz 0
200071 .5 188z OFF 0 1 0 0 0 Oz 0 Oz 0
200078 .0 188z OFF 0 1 0 0 0 Oz 0 Oz 1
202000 .0 188z OFF 0 1 0 0 0 Oz 0 lz 1
202046 .0 188z OFF 0 1 0 0 0 Oz 0 lz 0
203000 .0 188z OFF 0 1 0 0 0 Oz 0 Oz 0
204000 .0 OOOz OFF 0 1 0 0 0 lz 0 Oz 0
208064 .8 OOOz OFF 0 1 0 0 0 lz 1 Oz 0
209000 .0 OOOz OFF 0 1 0 0 0 Oz 1 Oz 0
209047 .6 OOOz OFF 0 1 0 0 0 Oz 0 Oz 0
210000 .0 OOOz OFF 0 1 0 0 0 lz 0 Oz 0
214064 .8 OOOz OFF 0 1 0 0 0 lz 1 Oz 0
215000 .0 OOOz OFF 0 1 0 0 0 Oz 1 Oz 0
215047 .6 OOOz OFF 0 1 0 0 0 Oz 0 Oz 0
216000 .0 144z OFF 0 1 0 0 0 lz 0 Oz 0
218603 .4 144z OFF 0 1 0 0 0 lz 1 Oz 0
221000 .0 144z OFF 0 1 0 0 0 Oz 1 Oz 0
221047 .6 144z OFF 0 1 0 0 0 Oz 0 Oz 0
wr i te a ' 0
load an ' FF '
;AND it
;write an 'FF
load a ' 0
load a ' 0
:0R them
TIME Ainbus ASWs ASWc ASWz AIHo A0Ho
Aoutbus ASWn ASWv AIHi AOHi
221077.5 144z OFF 01001 OzOOzO
221092.7 144z OFF 00001 OzOOzO
222000.0 188z OFF 00001 lzOOzO ;write a '0'
224603.4 188z OFF 00001 lzlOzO
227000.0 188z OFF 00001 OzlOzO
227047.6 188z OFF 00001 OzOOzO
227071.3 188z 0B7 0 0 0 0 1 Oz 0 Oz 0
227071.4 188z 0B6 00001 OzOOzO
227071.9 188z 0A4 00001 OzOOzO
227072.5 188z 024 00001 OzOOzO
227073.2 188z 000 00001 OzOOzO
227078.0 188z 000 OOOOlOzOOzl
229000.0 188z 000 00001 OzOlzl
229046.0 188z 000 00001 OzOlzO
230000.0 188z 000 00001 OzOOzO
231000.0 145z 000 00001 lzOOzO ; ORC them
233603.4 145z 000 00001 lzlOzO
236000.0 145z 000 0 0 0 0 1 Oz 1 Oz 0
236047.6 145z 000 0 0 0 0 1 Oz 0 Oz 0
236079.5 145z 000 00000 OzOOzO
236088.4 145z 000 OlOOOOzOOzO
237000.0 188z 000 01000 lzOOzO ;write an ' FF '
239603.4 188z 000 01000 lzlOzO
242000.0 188z 000 01000 OzlOzO
242047.6 188z 000 01000 OzOOzO
242069.8 188z 008 01000 OzOOzO
242070.3 188z 009 01000 OzOOzO
242070.4 188z 049 01000 OzOOzO
242070.8 188z 04B 01000 OzOOzO
242071.1 188z 05B 01 0 0 0 Oz 0 Oz 0
242071.5 188z OFF 01000 OzOOzO
242078.0 188z OFF 01000 OzOOzl
244000.0 188z OFF 01000 OzOlzl
244046.0 188z OFF 01000 OzOlzO
245000.0 188z OFF 01000 OzOOzO
246000.0 OFFz OFF 01000 lzOOzO ; load an
'FF'
250064.8 OFFz OFF 01000 lzlOzO
251000.0 OFFz OFF 01000 OzlOzO
251047.6 OFFz OFF OlOOOOzOOzO
252000.0 147z OFF 01000 lzOOzO ;XORC it
254603.4 147z OFF 01000 lzlOzO
257000.0 147z OFF OlOOOOzlOzO
257047.6 147z OFF 01000 OzOOzO
257077.5 147z OFF 01001 OzOOzO
257092.7 147z OFF 00001 OzOOzO
258000.0 188z OFF 00001 lzOOzO ;write a
'0'
260603.4 188z OFF 00001 lzlOzO
263000.0 188z OFF 00001 OzlOzO
263047.6 188z OFF 00001 OzOOzO
263071.3 188z 0B7 0 0 0 0 1 Oz 0 Oz 0
263071.4 188z 0B6 0 0 0 0 1 Oz 0 Oz 0
263071.9 188z 0A4 0 0 0 0 1 Oz 0 Oz 0
263072.5 188z 024 0 0 0 0 1 Oz 0 Oz 0
TIME Ainbus ASWs ASWc ASWz AIHo A0Ho
Aoutbus ASWn ASWv AIHi AOHi
263073 ,.2 188z 000 0 0 0 0 1 Oz 0 Oz 0
263078..0 188z 000 0 0 0 0 1 Oz 0 Oz 1
265000,.0 188z 000 0 0 0 0 1 Oz 0 lz 1
265046,.0 188z 000 0 0 0 0 1 Oz 0 lz 0
266000,.0 188z 000 0 0 0 0 1 Oz 0 Oz 0
267000,.0 146z 000 0 0 0 0 1 lz 0 Oz 0
269603 . 4 146z 000 0 0 0 0 1 lz 1 Oz 0
272000..0 146z 000 0 0 0 0 1 Oz 1 Oz 0
272047 . 6 146z 000 0 0 0 0 1 Oz 0 Oz 0
272079..5 146z 000 0 0 0 0 0 Oz 0 Oz 0
272088..4 146z 000 0 1 0 0 0 Oz 0 Oz 0
273000..0 188z 000 0 1 0 0 0 lz 0 Oz 0
275603 . 4 188z 000 0 1 0 0 0 lz 1 Oz 0
278000..0 188z 000 0 1 0 0 0 Oz 1 Oz 0
278047..6 188z 000 0 1 0 0 0 Oz 0 Oz 0
278069..8 188z 008 0 1 0 0 0 Oz 0 Oz 0
278070..3 188z 009 0 1 0 0 0 Oz 0 Oz 0
278070 .4 188z 049 0 1 0 0 0 Oz 0 Oz 0
278070 .3 188z 04B 0 1 0 0 0 Oz 0 Oz 0
278071 .1 188z 05B 0 1 0 0 0 Oz 0 Oz 0
278071 .5 188z OFF 0 1 0 0 0 Oz 0 Oz 0
278078..0 188z OFF 0 1 0 0 0 Oz 0 Oz 1
280000 .0 188z OFF 0 1 0 0 0 Oz 0 lz 1
280046..0 188z OFF 0 1 0 0 0 Oz 0 lz 0
281000 .0 188z OFF 0 1 0 0 0 Oz 0 Oz 0
282000 .0 OAAz OFF 0 1 0 0 0 lz 0 Oz 0
286064 .8 OAAz OFF 0 1 0 0 0 lz 1 Oz 0
287000..0 OAAz OFF 0 1 0 0 0 Oz 1 Oz 0
287047 .6 OAAz OFF 0 1 0 0 0 Oz 0 Oz 0
288000 .0 148z OFF 0 1 0 0 0 lz 0 Oz 0
290603,.4 148z OFF 0 1 0 0 0 lz 1 Oz 0
293000 .0 148z OFF 0 1 0 0 0 Oz 1 Oz 0
293047 .6 148z OFF 0 1 0 0 0 Oz 0 Oz 0
293075,.9 148z OFF 0 1 1 0 0 Oz 0 Oz 0
293092,.7 148z OFF 0 0 1 0 0 Oz 0 Oz 0
294000..0 188z OFF 0 0 1 0 0 lz 0 Oz 0
296603 . 4 188z OFF 0 0 1 0 0 lz 1 Oz 0
299000..0 188z OFF 0 0 1 0 0 Oz 1 Oz 0
299047..6 188z OFF 0 0 1 0 0 Oz 0 Oz 0
299071..3 188z 0F7 0 0 1 0 0 Oz 0 Oz 0
299071..4 188z 0F6 0 0 1 0 0 Oz 0 Oz 0
299071..9 188z 0F4 0 0 1 0 0 Oz 0 Oz 0
299072,.5 188z 074 0 0 1 0 0 Oz 0 Oz 0
299073 , 2 188z 054 0 0 1 0 0 Oz 0 Oz 0
299078..0 188z 054 0 0 1 0 0 Oz 0 Oz 1
301000 . 0 188z 054 0 0 1 0 0 Oz 0 lz 1
301046.,0 188z 054 0 0 1 0 0 Oz 0 lz 0
302000 0 188z 054 0 0 1 0 0 Oz 0 Oz 0
303000 .,0 149z 054 0 0 1 0 0 lz 0 Oz 0
305603 . .4 149z 054 0 0 1 0 0 lz 1 Oz 0
308000.,0 149z 054 0 0 1 0 0 Oz 1 Oz 0
308047.,6 149z 054 0 0 1 0 0 Oz 0 Oz 0
308077 . 5 149z 054 0 0 0 0 0 Oz 0 Oz 0
:XOR it
;write an
'FF'
load an 'AA'
.-SLL it
; wr i t e a '54'
;SRL it
TIME Ainbus ASWs ASWc ASWz AIHo A0Ho
'2A'
Aoutbus ASWn ASWv AIHi AOHi
309000. 0 188z 054 0 0 0 0 0 lz 0 Oz 0 ;write a
311603 . 4 188z 054 0 0 0 0 0 lz 1 Oz 0
314000. 0 188z 054 0 0 0 0 0 Oz 1 Oz 0
314047. 6 188z 054 0 0 0 0 0 Oz 0 Oz 0
314069. 8 188z 05C 0 0 0 0 0 Oz 0 Oz 0
314070..8 188z 05E 0 0 0 0 0 Oz 0 Oz 0
314071.,3 188z 01E 0 0 0 0 0 Oz 0 Oz 0
314071.,5 188z 03E 0 0 0 0 0 Oz 0 Oz 0
314071.,9 188z 02E 0 0 0 0 0 Oz 0 Oz 0
314073 .,2 188z 02A 0 0 0 0 0 Oz 0 Oz 0
314078,.0 188z 02A 0 0 0 0 0 Oz 0 Oz 1
316000,.0 188z 02A 0 0 0 0 0 Oz 0 lz 1
316046,.0 188z 02A 0 0 0 0 0 Oz 0 lz 0
317000,.0 188z 02A 0 0 0 0 0 Oz 0 Oz 0
318000..0 OAAz 02A 0 0 0 0 0 lz 0 Oz 0 ; load an
322064..8 OAAz 02A 0 0 0 0 0 lz 1 Oz 0
323000,.0 OAAz 02A 0 0 0 0 0 Oz 1 Oz 0
323047,.6 OAAz 02A 0 0 0 0 0 Oz 0 Oz 0
324000 .0 14Az 02A 0 0 0 0 0 lz 0 Oz 0 ;SLA it
326603 .4 14Az 02A 0 0 0 0 0 lz 1 Oz 0
329000 .0 14Az 02A 0 0 0 0 0 Oz 1 Oz 0
329047 .6 14Az 02A 0 0 0 0 0 Oz 0 Oz 0
329075 .9 14Az 02A 0 0 1 0 0 Oz 0 Oz 0
329078 .1 14Az 02A 0 0 1 1 0 Oz 0 Oz 0
330000 .0 188z 02A 0 0 1 1 0 lz 0 Oz 0 ;write a
332603 .4 188z 02A 0 0 1 1 0 lz 1 Oz 0
335000 .0 188z 02A 0 0 1 1 0 Oz 1 Oz 0
335047 .6 188z 02A 0 0 1 1 0 Oz 0 Oz 0
335070 .4 188z 0 6A 0 0 1 1 0 Oz 0 Oz 0
335071 .1 188z 07A 0 0 1 1 0 Oz 0 Oz 0
335071 .3 188z 072 0 0 1 1 0 Oz 0 Oz 0
335071 .5 188z 076 0 0 1 1 0 Oz 0 Oz 0
335071 .9 188z 074 0 0 1 1 0 Oz 0 Oz 0
335073 .2 188z 054 0 0 1 1 0 Oz 0 Oz 0
335078 .0 188z 054 0 0 1 1 0 Oz 0 Oz 1
337000 .0 188z 054 0 0 1 1 0 Oz 0 lz 1
337046 .0 188z 054 0 0 1 1 0 Oz 0 lz 0
338000 .0 188z 054 0 0 1 1 0 Oz 0 Oz 0
339000 .0 14Bz 054 0 0 1 1 0 lz 0 Oz 0 ;SRA it
341603 .4 14Bz 054 0 0 1 1 0 lz 1 Oz 0
344000 .0 14Bz 054 0 0 1 1 0 Oz 1 Oz 0
344047 .6 14Bz 054 0 0 1 1 0 Oz 0 Oz 0
344077 .5 14Bz 054 0 0 0 1 0 Oz 0 Oz 0
344080 .3 14Bz 054 0 0 0 0 0 Oz 0 Oz 0
345000 .0 188z 054 0 0 0 0 0 lz 0 Oz 0 ;write a
347603 .4 188z 054 0 0 0 0 0 lz 1 Oz 0
350000 .0 188z 054 0 0 0 0 0 Oz 1 Oz 0
350047 .6 188z 054 0 0 0 0 0 Oz 0 Oz 0
350069 .8 188z 05C 0 0 0 0 0 Oz 0 Oz 0
350070 .8 188z 05E 0 0 0 0 0 Oz 0 Oz 0
350071 .3 188z 01E 0 0 0 0 0 Oz 0 Oz 0
350071 .5 188z 03E 0 0 0 0 0 Oz 0 Oz 0
350071 .9 188z 02E 0 0 0 0 0 Oz 0 Oz 0
'AA'
'54'
2A'
TIME Ainbus ASWs ASWc ASWz AIHo A0Ho
Aoutbus ASWn ASWv AItti A0r-:[i
350073 . 2 188z 02A 0 0 0 0 0 Oz 0 Oz 0
350078. 0 188z 02A 0 0 0 0 0 Oz 0 Oz 1
352000. 0 188z 02A 0 0 0 0 0 Oz 0 lz 1
352046. 0 188z 02A 0 0 0 0 0 Oz 0 lz 0
353000. 0 188z 02A 0 0 0 0 0 Oz 0 Oz 0
354000. 0 OAAz 02A 0 0 0 0 0 lz 0 Oz 0
358064. 8 OAAz 02A 0 0 0 0 0 lz 1 Oz 0
359000. 0 OAAz 02A 0 0 0 0 0 Oz 1 Oz 0
359047. 6 OAAz 02A 0 0 0 0 0 Oz 0 Oz 0
360000. 0 14Cz 02A 0 0 0 0 0 lz 0 Oz 0
362603. 4 14Cz 02A 0 0 0 0 0 lz 1 Oz 0
365000. 0 14Cz 02A 0 0 0 0 0 Oz 1 Oz 0
365047. 6 14Cz 02A 0 0 0 0 0 Oz 0 Oz 0
365075. 9 14Cz 02A 0 0 1 0 0 Oz 0 Oz 0
366000. 0 188z 02A 0 0 1 0 0 lz 0 Oz 0
368603 . 4 188z 02A 0 0 1 0 0 lz 1 Oz 0
371000. 0 188z 02A 0 0 1 0 0 Oz 1 Oz 0
371047.,6 188z 02A 0 0 1 0 0 Oz 0 Oz 0
371070.,3 188z 02B 0 0 1 0 0 Oz 0 Oz 0
371070. 4 188z 06B 0 0 1 0 0 Oz 0 Oz 0
371071.,1 188z 07B 0 0 1 0 0 Oz 0 Oz 0
371071,.3 188z 073 0 0 1 0 0 Oz 0 Oz 0
371071,.5 188z 077 0 0 1 0 0 Oz 0 Oz 0
371071,.9 188z 075 0 0 1 0 0 Oz 0 Oz 0
371073,.2 188z 055 0 0 1 0 0 Oz 0 Oz 0
371078..0 188z 055 0 0 1 0 0 Oz 0 Oz 1
373000 .0 188z 055 0 0 1 0 0 Oz 0 lz 1
373046 .0 188z 055 0 0 1 0 0 Oz 0 lz 0
374000 .0 188z 055 0 0 1 0 0 Oz 0 Oz 0
375000 .0 14Dz 055 0 0 1 0 0 lz 0 Oz 0
377603 .4 14Dz 055 0 0 1 0 0 lz 1 Oz 0
380000 .0 14Dz 055 0 0 1 0 0 Oz 1 Oz 0
380047 .6 14Dz 055 0 0 1 0 0 Oz 0 Oz 0
380088 .4 14Dz 055 0 1 1 0 0 Oz 0 Oz 0
381000 .0 188z 055 0 1 1 0 0 lz 0 Oz 0
383603 .4 188z 055 0 1 1 0 0 lz 1 Oz 0
386000 .0 188z 055 0 1 1 0 0 Oz 1 Oz 0
386047 .6 188z 055 0 1 1 0 0 Oz 0 Oz 0
386069 .3 188z 05D 0 1 1 0 0 Oz 0 Oz 0
386070 .3 188z 05F 0 1 1 0 0 Oz 0 Oz 0
386071 .3 188z OIF 0 1 1 0 0 Oz 0 Oz 0
386071 .4 188z 01E 0 1 1 0 0 Oz 0 Oz 0
386071 .5 188z OBE 0 1 1 0 0 Oz 0 Oz 0
386071 .9 188z OAE 0 1 1 0 0 Oz 0 Oz 0
386073 .2 188z OAA 0 1 1 0 0 Oz 0 Oz 0
386078 .0 188z OAA 0 1 1 0 0 Oz 0 Oz 1
388000 .0 188z OAA 0 1 1 0 0 Oz 0 lz 1
388046 .0 188z OAA 0 1 1 0 0 Oz 0 lz 0
389000 .0 188z OAA 0 1 1 0 0 Oz 0 Oz 0
390000 .0 14Dz OAA 0 1 1 0 0 lz 0 Oz 0
392603 .4 14Dz OAA 0 1 1 0 0 lz 1 Oz 0
395000 .0 14Dz OAA 0 1 1 0 0 Oz 1 Oz 0
395047 .6 14Dz OAA 0 1 1 0 0 Oz
0 Oz 0
load an 'AA'
:SLR it
;write a
'55'
:SRR it
;write
'AA'
:SRR it
TIME Ainbus ASWs ASWc ASWz AIHo A0Ho
Aoutbus ASWn ASWv AIHi AOHi
395077 . 5 14Dz OAA 0 1 0 0 0 Oz 0 Oz 0
395092. 7 14Dz OAA 0 0 0 0 0 Oz 0 Oz 0
396000. 0 188z OAA 0 0 0 0 0 lz 0 Oz 0 ;wr i t e
398603 . 4 188z OAA 0 0 0 0 0 lz 1 Oz 0
401000..0 188z OAA 0 0 0 0 0 Oz 1 Oz 0
401047..6 188z OAA 0 0 0 0 0 Oz 0 Oz 0
401070..3 188z OAB 0 0 0 0 0 Oz 0 Oz 0
401070..4 188z OEB 0 0 0 0 0 Oz 0 Oz 0
401071.,1 188z OFB 0 0 0 0 0 Oz 0 Oz 0
401071.,3 188z 0F3 0 0 0 0 0 Oz 0 Oz 0
401071..5 188z 0F7 0 0 0 0 0 Oz 0 Oz 0
401071..9 188z 0F5 0 0 0 0 0 Oz 0 Oz 0
401072,.5 188z 075 0 0 0 0 0 Oz 0 Oz 0
401073 . 2 188z 055 0 0 0 0 0 Oz 0 Oz 0
401078,.0 188z 055 0 0 0 0 0 Oz 0 Oz 1
403000 ,.0 188z 055 0 0 0 0 0 Oz 0 lz 1
403046,.0 188z 055 0 0 0 0 0 Oz 0 lz 0
404000,.0 188z 055 0 0 0 0 0 Oz 0 Oz 0
405087,.1 188z 015 0 0 0 0 0 Oz 0 Oz 0
405087,.2 188z 014 0 0 0 0 0 Oz 0 Oz 0
405087..7 188z 004 0 0 0 0 0 Oz 0 Oz 0
405089..0 188z 000 0 0 0 0 0 Oz 0 Oz 0
407000..0 160z 000 0 0 0 0 0 lz 0 Oz 0 ;PSW
409603..4 160z 000 0 0 0 0 0 lz 1 Oz 0
412000 .0 160z 000 0 0 0 0 0 Oz 1 Oz 0
412047 .6 160z 000 0 0 0 0 0 Oz 0 Oz 0
413000 .0 188z 000 0 0 0 0 0 lz 0 Oz 0 ;write
415603 .4 188z 000 0 0 0 0 0 lz 1 Oz 0
418000 .0 188z 000 0 0 0 0 0 Oz 1 Oz 0
418047 .6 188z 000 0 0 0 0 0 Oz 0 Oz 0
418078 .0 188z 000 0 0 0 0 0 Oz 0 Oz 1
420000 .0 188z 000 0 0 0 0 0 Oz 0 lz 1
420046 .0 188z 000 0 0 0 0 0 Oz 0 lz 0
421000 .0 188z 000 0 0 0 0 0 Oz 0 Oz 0
422000 .0 OFFz 000 0 0 0 0 0 lz 0 Oz 0 ; load
426064 .8 OFFz 000 0 0 0 0 0 lz 1 Oz 0
427000 .0 OFFz 000 0 0 0 0 0 Oz 1 Oz 0
427047 .6 OFFz 000 0 0 0 0 0 Oz 0 Oz 0
428000 .0 OFFz 000 0 0 0 0 0 lz 0 Oz 0
432064 .8 OFFz 000 0 0 0 0 0 lz 1 Oz 0 ; load
433000 .0 OFFz 000 0 0 0 0 0 Oz 1 Oz 0
433047 .6 OFFz 000 0 0 0 0 0 Oz 0 Oz 0
434000 .0 150z 000 0 0 0 0 0 lz 0 Oz 0 ;ADD
436603 .4 150z 000 0 0 0 0 0 lz 1 Oz 0
439000 .0 150z 000 0 0 0 0 0 Oz 1 Oz 0
439047 .6 150z 000 0 0 0 0 0 Oz 0 Oz 0
439075 .9 150z 000 0 0 1 0 0 Oz 0 Oz 0
439088 .4 150z 000 0 1 1 0 0 Oz 0 Oz 0
440000 .0 160z 000 0 1 1 0 0 lz 0 Oz 0 ;PSW
442603 .4 160z 000 0 1 1 0 0 lz 1 Oz 0
445000 .0 160z 000 0 1 1 0 0 Oz 1 Oz 0
445047 .6 160z 000 0 1 1 0 0 Oz 0 Oz 0
446000 .0 184z 000 0 1 1 0 0 lz 0 Oz 0 ;write
55'
'FF'
FF'
OC
TIME Ainbt:is ASWs ASWc ASWz AIHo A0Ho
Aoutbus ASWn ASWv AIHi AOHi
448603 .4 184z 000 0 1 1 0 0 lz 1 Oz 0
451000.0 184z 000 0 1 1 0 0 Oz 1 Oz 0
451047.6 184z 000 0 1 1 0 0 Oz 0 Oz 0
451069.8 184z 008 0 1 1 0 0 Oz 0 Oz 0
451071.5 184z OOC 0 1 1 0 0 Oz 0 Oz 0
451078.0 184z ooc 0 1 1 0 0 Oz 0 Oz 1
453000.0 184z OOC 0 1 1 0 0 Oz 0 lz 1
453046.0 184z OOC 0 1 1 0 0 Oz 0 lz 0
454000.0 184z ooc 0 1 1 0 0 Oz 0 Oz 0
455000.0 OOOz OOC 0 1 1 0 0 lz 0 Oz 0 ; load
459064.8 OOOz OOC 0 1 1 0 0 lz 1 Oz 0
460000.0 OOOz OOC 0 1 1 0 0 Oz 1 Oz 0
460047.6 OOOz OOC 0 1 1 0 0 Oz 0 Oz 0
461000.0 161z OOC 0 1 1 0 0 lz 0 Oz 0 ;SSW
463603 .4 161z OOC 0 1 1 0 0 lz 1 Oz 0
466000.0 161z OOC 0 1 1 0 0 Oz 1 Oz 0
466047.6 161z OOC 0 1 1 0 0 Oz 0 Oz 0
466077.5 161z OOC 0 1 0 0 0 Oz 0 Oz 0
466092.7 161z OOC 0 0 0 0 0 Oz 0 Oz 0
467000.0 160z OOC 0 0 0 0 0 lz 0 Oz 0 ;PSW
469603 .4 160z OOC 0 0 0 0 0 lz 1 Oz 0
472000.0 160z OOC 0 0 0 0 0 Oz 1 Oz 0
472047.6 160z OOC 0 0 0 0 0 Oz 0 Oz 0
473000.0 184z OOC 0 0 0 0 0 lz 0 Oz 0 ;write
475603 .4 184z OOC 0 0 0 0 0 lz 1 Oz 0
478000.0 184z OOC 0 0 0 0 0 Oz 1 Oz 0
478047.6 184z OOC 0 0 0 0 0 Oz 0 Oz 0
478071.3 184z 004 0 0 0 0 0 Oz 0 Oz 0
478073 .2 184z 000 0 0 0 0 0 Oz 0 Oz 0
478078.0 184z 000 0 0 0 0 0 Oz 0 Oz 1
480000.0 184z 000 0 0 0 0 0 Oz 0 lz 1
480046.0 184z 000 0 0 0 0 0 Oz 0 lz 0
481000.0 184z 000 0 0 0 0 0 Oz 0 Oz 0
482000.0 164z 000 0 0 0 0 0 lz 0 Oz 0 ;PIO
484603 .4 164z 000 0 0 0 0 0 lz 1 Oz 0
487000.0 164z 000 0 0 0 0 0 Oz 1 Oz 0
487047.6 164z 000 0 0 0 0 0 Oz 0 Oz 0
488000.0 184z 000 0 0 0 0 0 lz 0 Oz 0 ;write
490603 .4 184z 000 0 0 0 0 0 lz 1 Oz 0
493000.0 184z 000 0 0 0 0 0 Oz 1 Oz 0
493047.6 184z 000 0 0 0 0 0 Oz 0 Oz 0
493078.0 184z 000 0 0 0 0 0 Oz 0 Oz 1
495000.0 184z 000 0 0 0 0 0 Oz 0 lz 1
495046.0 184z 000 0 0 0 0 0 Oz 0 lz 0
496000.0 184z 000 0 0 0 0 0 Oz 0 Oz 0
497000.0 OOlz 000 0 0 0 0 0 lz 0 Oz 0 ; load
501064.8 OOlz 000 0 0 0 0 0 lz 1 Oz 0
502000.0 OOlz 000 0 0 0 0 0 Oz 1 Oz 0
502047.6 OOlz 000 0 0 0 0 0 Oz 0 Oz 0
503000.0 165z 000 0 0 0 0 0 lz 0 Oz 0 ;SIO
505603 .4 165z 000 0 0 0 0 0 lz 1 Oz 0
508000.0 165z 000 0 0 0 0 0 Oz 1 Oz 0
508047.6 165z 000 0 0 0 0 0 Oz 0 Oz 0
TIME Ainbus ASWs ASWc ASWz AIHo A0Ho
Aoutbus ASWn ASWv AIHi AOHi
508073 ..7 165z 100 0 0 0 0 0 Oz 0 Oz 0
509000. 0 164z 100 0 0 0 0 0 lz 0 Oz 0
511603.,4 164z 100 0 0 0 0 0 lz 1 Oz 0
514000. 0 164z 100 0 0 0 0 0 Oz 1 Oz 0
514047.,6 164z 100 0 0 0 0 0 Oz 0 Oz 0
515000. 0 184z 100 0 0 0 0 0 lz 0 Oz 0
517603. 4 184z 100 0 0 0 0 0 lz 1 Oz 0
520000. 0 184z 100 0 0 0 0 0 Oz 1 Oz 0
520047. 6 184z 100 0 0 0 0 0 Oz 0 Oz 0
520070. 3 184z 101 0 0 0 0 0 Oz 0 Oz 0
520078. 0 184z 101 0 0 0 0 0 Oz 0 Oz 1
522000. 0 184z 101 0 0 0 0 0 Oz 0 lz 1
522046..0 184z 101 0 0 0 0 0 Oz 0 lz 0
523000..0 184z 101 0 0 0 0 0 Oz 0 Oz 0
524000.,0 162z 101 0 0 0 0 0 lz 0 Oz 0
526603 .,4 162z 101 0 0 0 0 0 lz 1 Oz 0
529000. 0 162z 101 0 0 0 0 0 Oz 1 Oz 0
529047,,6 162z 101 0 0 0 0 0 Oz 0 Oz 0
530000. 0 188z 101 0 0 0 0 0 lz 0 Oz 0
532603 , ,4 188z 101 0 0 0 0 0 lz 1 Oz 0
535000.,0 188z 101 0 0 0 0 0 Oz 1 Oz 0
535047.,6 188z 101 0 0 0 0 0 Oz 0 Oz 0
535070.,8 188z 103 0 0 0 0 0 Oz 0 Oz 0
535071..4 188z 102 0 0 0 0 0 Oz 0 Oz 0
535078.,0 188z 102 0 0 0 0 0 Oz 0 Oz 1
537000.,0 188z 102 0 0 0 0 0 Oz 0 lz 1
537046,.0 188z 102 0 0 0 0 0 Oz 0 lz 0
538000,.0 188z 102 0 0 0 0 0 Oz 0 Oz 0
539000 .0 162z 102 0 0 0 0 0 lz 0 Oz 0
541603 .4 162z 102 0 0 0 0 0 lz 1 Oz 0
544000 .0 162z 102 0 0 0 0 0 Oz 1 Oz 0
544047 .6 162z 102 0 0 0 0 0 Oz 0 Oz 0
545000 .0 184z 102 0 0 0 0 0 lz 0 Oz 0
547603 .4 184z 102 0 0 0 0 0 lz 1 Oz 0
550000 .0 184z 102 0 0 0 0 0 Oz 1 Oz 0
550047 .6 184z 102 0 0 0 0 0 Oz 0 Oz 0
550070 .3 184z 103 0 0 0 0 0 Oz 0 Oz 0
550071 .9 184z 101 0 0 0 0 0 Oz 0 Oz 0
550078 .0 184z 101 0 0 0 0 0 Oz 0 Oz 1
552000 .0 184z 101 0 0 0 0 0 Oz 0 lz 1
552046 .0 184z 101 0 0 0 0 0 Oz 0 lz 0
553000 .0 184z 101 0 0 0 0 0 Oz 0 Oz 0
554000 .0 OOlz 101 0 0 0 0 0 lz 0 Oz 0
558064 .8 OOlz 101 0 0 0 0 0 lz 1 Oz 0
559000 .0 OOlz 101 0 0 0 0 0 Oz 1 Oz 0
559047 .6 OOlz 101 0 0 0 0 0 Oz 0 Oz 0
560000 .0 002z 101 0 0 0 0 0 lz 0 Oz 0
564064 .8 002z 101 0 0 0 0 0 lz 1 Oz 0
565000 .0 002z 101 0 0 0 0 0 Oz 1 Oz 0
565047 .6 002z 101 0 0 0 0 0 Oz 0 Oz 0
566000 .0 003z 101 0 0 0 0 0 lz 0 Oz 0
570064 .8 003z 101 0 0 0 0 0 lz 1 Oz 0
571000 .0 003z 101 0 0 0 0 0 Oz 1 Oz 0
PIO
,-write
'101'
,-PSP
;write DSP (2)
:PSP
;write DSP (1)
load
load
load
TIME Ainbus ASWs ASWc ASWz AIHo A0Ho
"outbus ASWn ASWv AIHi AOHi
571047.6 003z 101 0 0 0 0 0 Oz 0 Oz 0
572000.0 188z 101 0 0 0 0 0 lz 0 Oz 0 ;write '
574603.4 188z 101 0 0 0 0 0 lz 1 Oz 0
577000.0 188z 101 0 0 0 0 0 Oz 1 Oz 0
577047.6 188z 101 0 0 0 0 0 Oz 0 Oz 0
577070.8 188z 103 0 0 0 0 0 Oz 0 Oz 0
577078.0 188z 103 0 0 0 0 0 Oz 0 Oz 1
579000.0 188z 103 0 0 0 0 0 Oz 0 lz 1
579046.0 188z 103 0 0 0 0 0 Oz 0 lz 0
580000.0 188z 103 0 0 0 0 0 Oz 0 Oz 0
581000.0 lAOz 103 0 0 0 0 0 lz 0 Oz 0 ;GET 0
583603.4 lAOz 103 0 0 0 0 0 lz 1 Oz 0
586000.0 lAOz 103 0 0 0 0 0 Oz 1 Oz 0
586047.6 lAOz 103 0 0 0 0 0 Oz 0 Oz 0
587000.0 184z 103 0 0 0 0 0 lz 0 Oz 0 ;wr i t e '
589603 .4 184z 103 0 0 0 0 0 lz 1 Oz 0
592000.0 184z 103 0 0 0 0 0 Oz 1 Oz 0
592047.6 184z 103 0 0 0 0 0 Oz 0 Oz 0
592078.0 184z 103 0 0 0 0 0 Oz 0 Oz 1
594000.0 184z 103 0 0 0 0 0 Oz 0 lz 1
594046.0 184z 103 0 0 0 0 0 Oz 0 lz 0
595000.0 184z 103 0 0 0 0 0 Oz 0 Oz 0
596000.0 lAlz 103 0 0 0 0 0 lz 0 Oz 0 ;GET 1
598603 .4 lAlz 103 0 0 0 0 0 lz 1 Oz 0
601000.0 lAlz 103 0 0 0 0 0 Oz 1 Oz 0
601047.6 lAlz 103 0 0 0 0 0 Oz 0 Oz 0
602000.0 184z 103 0 0 0 0 0 lz 0 Oz 0 ;write ':
604603 .4 184z 103 0 0 0 0 0 lz 1 Oz 0
607000.0 184z 103 0 0 0 0 0 Oz 1 Oz 0
607047.6 184z 103 0 0 0 0 0 Oz 0 Oz 0
607071.4 184z 102 0 0 0 0 0 Oz 0 Oz 0
607078.0 184z 102 0 0 0 0 0 Oz 0 Oz 1
609000.0 184z 102 0 0 0 0 0 Oz 0 lz 1
609046.0 184z 102 0 0 0 0 0 Oz 0 lz 0
610000.0 184z 102 0 0 0 0 0 Oz 0 Oz 0
611000.0 162z 102 0 0 0 0 0 lz 0 Oz 0 ;PSP
613603 .4 162z 102 0 0 0 0 0 lz 1 Oz 0
616000.0 162z 102 0 0 0 0 0 Oz 1 Oz 0
616047.6 162z 102 0 0 0 0 0 Oz 0 Oz 0
617000.0 ICOz 102 0 0 0 0 0 lz 0 Oz 0 ;SSP ANY
619603 .4 ICOz 102 0 0 0 0 0 lz 1 Oz 0
622000.0 ICOz 102 0 0 0 0 0 Oz 1 Oz 0
622047.6 ICOz 102 0 0 0 0 0 Oz 0 Oz 0
623000.0 188z 102 0 0 0 0 0 lz 0 Oz 0 ;wr i t e
'
625603 .4 188z 102 0 0 0 0 0 lz 1 Oz 0
628000.0 188z 102 0 0 0 0 0 Oz 1 Oz 0
628047.6 188z 102 0 0 0 0 0 Oz 0 Oz 0
628070.3 188z 103 0 0 0 0 0 Oz 0 Oz 0
628078.0 188z 103 0 0 0 0 0 Oz 0 Oz 1
630000.0 188z 103 0 0 0 0 0 Oz 0 lz 1
630046.0 188z 103 0 0 0 0 0 Oz 0 lz 0
631000.0 188z 103 0 0 0 0 0 Oz 0 Oz 0
632000.0 192z 103 0 0 0 0 0 lz 0 Oz 0 ; SWAP
TIME Ainbus ASWs ASWc ASWz AIHo A0Ho
Aoutbus ASWn ASWv AIHi AOHi
634603 .4 192z 103 0 0 0 0 0 lz 1 Oz 0
637000.0 192z 103 0 0 0 0 0 Oz 1 Oz 0
637047.6 192z 103 0 0 0 0 0 Oz 0 Oz 0
638000.0 184z 103 0 0 0 0 0 lz 0 Oz 0 ;wr ite ' 2 '
640603 .4 184z 103 0 0 0 0 0 lz 1 Oz 0
643000.0 184z 103 0 0 0 0 0 Oz 1 Oz 0
643047.6 184z 103 0 0 0 0 0 Oz 0 Oz 0
643071.4 184z 102 0 0 0 0 0 Oz 0 Oz 0
643078.0 184z 102 0 0 0 0 0 Oz 0 Oz 1
645000.0 184z 102 0 0 0 0 0 Oz 0 lz 1
645046.0 184z 102 0 0 0 0 0 Oz 0 lz 0
646000.0 184z 102 0 0 0 0 0 Oz 0 Oz 0
647000.0 184z 102 0 0 0 0 0 lz 0 Oz 0
649603 .4 184z 102 0 0 0 0 0 lz 1 Oz 0 ;write ' 3 '
652000.0 184z 102 0 0 0 0 0 Oz 1 Oz 0
652047.6 184z 102 0 0 0 0 0 Oz 0 Oz 0
652070.3 184z 103 0 0 0 0 0 Oz 0 Oz 0
652078.0 184z 103 0 0 0 0 0 Oz 0 Oz 1
654000.0 184z 103 0 0 0 0 0 Oz 0 lz 1
654046.0 184z 103 0 0 0 0 0 Oz 0 lz 0
655000.0 184z 103 0 0 0 0 0 Oz 0 Oz 0
656000.0 184z 103 0 0 0 0 0 lz 0 Oz 0
658603 .4 184z 103 0 0 0 0 0 lz 1 Oz 0 ;write '1'
661000.0 184z 103 0 0 0 0 0 Oz 1 Oz 0
661047.6 184z 103 0 0 0 0 0 Oz 0 Oz 0
661071.9 184z 101 0 0 0 0 0 Oz 0 Oz 0
661078.0 184z 101 0 0 0 0 0 Oz 0 Oz 1
663000.0 184z 101 0 0 0 0 0 Oz 0 lz 1
663046.0 184z 101 0 0 0 0 0 Oz 0 lz 0
664000.0 184z 101 0 0 0 0 0 Oz 0 Oz 0
665000.0 ICOz 101 0 0 0 0 0 lz 0 Oz 0 ;SSP ANY
667603 .4 ICOz 101 0 0 0 0 0 lz 1 Oz 0
670000.0 ICOz 101 0 0 0 0 0 Oz 1 Oz 0
670047.6 ICOz 101 0 0 0 0 0 Oz 0 Oz 0
671000.0 184z 101 0 0 0 0 0 lz 0 Oz 0 ;write ' 2 '
673603.4 184z 101 0 0 0 0 0 lz 1 Oz 0
676000.0 184z 101 0 0 0 0 0 Oz 1 Oz 0
676047.6 184z 101 0 0 0 0 0 Oz 0 Oz 0
676070.8 184z 103 0 0 0 0 0 Oz 0 Oz 0
676071.4 184z 102 0 0 0 0 0 Oz 0 Oz 0
676078.0 184z 102 0 0 0 0 0 Oz 0 Oz 1
678000.0 184z 102 0 0 0 0 0 Oz 0 lz 1
678046.0 184z 102 0 0 0 0 0 Oz 0 lz 0
679000.0 184z 102 0 0 0 0 0 Oz 0 Oz 0
680000.0 ICOz 102 0 0 0 0 0 lz 0 Oz 0 ; ADJ ANY , 0
682603 .4 ICOz 102 0 0 0 0 0 lz 1 Oz 0
685000.0 ICOz 102 0 0 0 0 0 Oz 1 Oz 0
685047.6 ICOz 102 0 0 0 0 0 Oz 0 Oz 0
686000.0 188z 102 0 0 0 0 0 lz 0 Oz 0 ;write
'1'
688603 .4 188z 102 0 0 0 0 0 lz 1 Oz 0
691000.0 188z 102 0 0 0 0 0 Oz 1 Oz 0
691047.6 188z 102 0 0 0 0 0 Oz 0 Oz 0
691070.3 188z 103 0 0 0 0 0 Oz 0 Oz 0
TIME Ainbus ASWs ASWc ASWz AIHo A0Ho
"outbus ASWn ASWv AIHi AOHi
691071.9 188z 101 00000 OzOOzO
691078.0 188z 101 00000 OzOOzl
693000.0 188z 101 00000 OzOlzl
693046.0 188z 101 0 0 0 0 0 Oz 0 lz 0
694000.0 188z 101 00000 OzOOzO
695000.0 OFFz 101 0 0 0 0 0 lzO OzO ; load ' FF '
699064.8 OFFz 101 00000 lzlOzO
700000.0 OFFz 101 OOOOOOzlOzO
700047.6 OFFz 101 00000 OzOOzO
701000.0 OFFz 101 00000 lzOOzO
705064.8 OFFz 101 00000 lzlOzO ; load 'FF'
706000.0 OFFz 101 00000 OzlOzO
706047.6 OFFz 101 00000 OzOOzO
707000.0 151z 101 0 0 0 0 0 lz 0 Oz 0 ;ADDC them
709603.4 151z 101 00000 lzlOzO
712000.0 151z 101 00000 OzlOzO
712047.6 151z 101 00000 OzOOzO
712075.9 151z 101 00100 OzOOzO
712088.4 151z 101 01100 OzOOzO
713000.0 lClz 101 01100 lzOOzO ;ADJ EQ (fail)
715603.4 lClz 101 01100 lzlOzO
718000.0 lClz 101 01100 OzlOzO
718047.6 lClz 101 01100 OzOOzO
719000.0 188z 101 01100 lzOOzO ;write ' FE '
721603.4 188z 101 01100 lzlOzO
724000.0 188z 101 01100 OzlOzO
724047.6 188z 101 01100 OzOOzO
724069.8 188z 109 01100 OzOOzO
724070.4 188z 149 01100 OzOOzO
724070.8 188z 14B 01100 OzOOzO
724071.1 188z 15B 01100 OzOOzO
724071.4 188z 15A 01100 OzOOzO
724071.5 188z 1FE 01100 OzOOzO
724078.0 188z 1FE 01100 OzOOzl
726000.0 188z 1FE 01100 OzOlzl
726046.0 188z 1FE 01100 OzOlzO
727000.0 188z 1FE 01100 OzOOzO
728000.0 lC2z 1FE 01100 lzOOzO ; ADJ NE (succeed;
730603.4 lC2z 1FE 01100 lzlOzO
733000.0 lC2z 1FE 01100 OzlOzO
733047.6 lC2z 1FE 01100 OzOOzO
734000.0 184z 1FE 01100 lzOOzO ;write
'FF'
736603.4 184z 1FE 01100 lzlOzO
739000.0 184z 1FE 01100 OzlOzO
739047.6 184z 1FE 01100 OzOOzO
739070.3 184z IFF 01100 OzOOzO
739078.0 184z IFF 01100 OzOOzl
741000.0 184z IFF 01100 OzOlzl
741046.0 184z IFF 01100 OzOlzO
742000.0 184z IFF 01100 OzOOzO
743000.0 188z IFF 01100 lzOOzO ;write
'1'
745603.4 188z IFF 01100 lzlOzO
748000.0 188z IFF 01100 OzlOzO
TIME Ainbus ASWs ASWc ASWz AIHo A0Ho
Aoutbus ASWn ASWv AIHi AOHi
748047.6 188z IFF 01100 OzOOzO
748071.3 188z 1B7 01100 OzOOzO
748071.9 188z 1A5 01100 OzOOzO
748072.5 188z 125 0 1 1 0 0 Oz 0 Oz 0
748073.2 188z 101 01100 OzOOzO
748078.0 188z 101 01100 OzOOzl
750000.0 188z 101 01100 OzOlzl
750046.0 188z 101 01100 OzOlzO
751000.0 188z 101 01100 OzOOzO
752000.0 lC3z 101 01100 lzOOzO ; ADJ NEG (succeed)
754603.4 lC3z 101 01100 lzlOzO
757000.0 lC3z 101 01100 OzlOzO
757047.6 lC3z 101 01100 OzOOzO
758000.0 184z 101 01100 lzOOzO ;write '2'
760603.4 184z 101 01100 lzlOzO
763000.0 184z 101 01100 OzlOzO
763047.6 184z 101 01100 OzOOzO
763070.8 184z 103 0 1 1 0 0 Oz 0 Oz 0
763071.4 184z 102 01100 OzOOzO
763078.0 184z 102 01100 OzOOzl
765000.0 184z 102 01100 OzOlzl
765046.0 184z 102 0 1 1 0 0 Oz 0 lz 0
766000.0 184z 102 0 1 1 0 0 Oz 0 Oz 0
767000.0 188z 102 01100 lzOOzO ;write ' FE '
769603.4 188z 102 0 1 1 0 0 lz 1 Oz 0
772000.0 188z 102 01100 OzlOzO
772047.6 188z 102 01100 OzOOzO
772069.8 188z 10A 01100 OzOOzO
772070.4 188z 14A 01100 OzOOzO
772071.1 188z 15A 01100 OzOOzO
772071.5 188z 1FE 01100 OzOOzO
772078.0 188z 1FE 01100 OzOOzl
774000.0 188z 1FE 01100 OzOlzl
774046.0 188z 1FE 01100 OzOlzO
775000.0 188z 1FE 01100 OzOOzO
776000.0 lC4z 1FE 01100 lzOOzO ;ADJ CY (succeed)
778603.4 lC4z 1FE 01100 lzlOzO
781000.0 lC4z 1FE 01100 OzlOzO
781047.6 lC4z 1FE 01100 OzOOzO
782000.0 188z 1FE 01100 lzOOzO ;write
' FF '
784603.4 188z 1FE 01100 lzlOzO
787000.0 188z 1FE 01100 OzlOzO
787047.6 188z 1FE 01100 OzOOzO
787070.3 188z IFF 01100 OzOOzO
787078.0 188z IFF 01100 OzOOzl
789000.0 188z IFF 01100 OzOlzl
789046.0 188z IFF 01100 OzOlzO
790000.0 188z IFF 01100 OzOOzO
791000.0 lC5z IFF 0 1 1 0 0 lz 0 Oz 0 ;ADJ OV (fail)
793603.4 lC5z IFF 0 1 1 0 0 lz 1 Oz 0
796000.0 lC5z IFF 0 1 1 0 0 Oz 1 Oz 0
796047.6 lC5z IFF 0 1 1 0 0 Oz 0 Oz 0
797000.0 188z IFF 01100 lzOOzO ;write
' FF '
TIME Ainbus ASWs ASWc ASWz AIHo A0Ho
"outbus ASWn ASWv AIHi AOHi
799603 . 4 188z IFF 0 1 1 0 0 lz 1 Oz 0
802000. 0 188z IFF 0 1 1 0 0 Oz 1 Oz 0
802047 . 6 188z IFF 0 1 1 0 0 Oz 0 Oz 0
802078. 0 188z IFF 0 1 1 0 0 Oz 0 Oz 1
804000. 0 188z IFF 0 1 1 0 0 Oz 0 lz 1
804046. 0 188z IFF 0 1 1 0 0 Oz 0 lz 0
805000. 0 188z IFF 0 1 1 0 0 Oz 0 Oz 0
806000.,0 lC6z IFF 0 1 1 0 0 lz 0 Oz 0
808603 .,4 lC6z IFF 0 1 1 0 0 lz 1 Oz 0
811000.,0 lC6z IFF 0 1 1 0 0 Oz 1 Oz 0
811047.,6 lC6z IFF 0 1 1 0 0 Oz 0 Oz 0
812000..0 188z IFF 0 1 1 0 0 lz 0 Oz 0
814603..4 188z IFF 0 1 1 0 0 lz 1 Oz 0
817000..0 188z IFF 0 1 1 0 0 Oz 1 Oz 0
817047..6 188z IFF 0 1 1 0 0 Oz 0 Oz 0
817078..0 188z IFF 0 1 1 0 0 Oz 0 Oz 1
819000 .0 188z IFF 0 1 1 0 0 Oz 0 lz 1
819046 .0 188z IFF 0 1 1 0 0 Oz 0 lz 0
820000 .0 188z IFF 0 1 1 0 0 Oz 0 Oz 0
821000 .0 lC7z IFF 0 1 1 0 0 lz 0 Oz 0
823603 .4 lC7z IFF 0 1 1 0 0 lz 1 Oz 0
826000 .0 lC7z IFF 0 1 1 0 0 Oz 1 Oz 0
826047 .6 lC7z IFF 0 1 1 0 0 Oz 0 Oz 0
827000 .0 188z IFF 0 1 1 0 0 lz 0 Oz 0
829603 .4 188z IFF 0 1 1 0 0 lz 1 Oz 0
832000 .0 188z IFF 0 1 1 0 0 Oz 1 Oz 0
832047 .6 188z IFF 0 1 1 0 0 Oz 0 Oz 0
832071 .3 188z 1B7 0 1 1 0 0 Oz 0 Oz 0
832071 .9 188z 1A5 0 1 1 0 0 Oz 0 Oz 0
832072 .5 188z 125 0 1 1 0 0 Oz 0 Oz 0
832073 .2 188z 101 0 1 1 0 0 Oz 0 Oz 0
832078 .0 188z 101 0 1 1 0 0 Oz 0 Oz 1
834000 .0 188z 101 0 1 1 0 0 Oz 0 lz 1
834046 .0 188z 101 0 1 1 0 0 Oz 0 lz 0
835000 .0 188z 101 0 1 1 0 0 Oz 0 Oz 0
;ADJ GE (fail)
;write
' FF '
,-ADJ LE (succeed)
,-write
Appendix H - FPGA Place & Route Results
The following pages contain the results of the FPGA place and route process as
reported by the Actel Action Logic System software. The list files provided are:
1. The results of automatic pin placement (ixaip.pin)
2. The results of placing and routing (ixaip.pli)
3. The design validation results (ixaip.vld)
In the validation results, there are 15 warnings reported related to fanouts over
10. These generally resulted from the use ofActel library macros which internally
generate large fanouts, and therefore could not be corrected. These did not seem
to cause any problems (except possibly to limit the maximum speed to 4MHz).
1. Automatic Pin Placement
HEADER
FILEID PLACEPIN . /ixaip/ixaip .pin 3 6d62c61
CHECKSUM 3 6d62c61
PROGRAM certify
VERSION 1.14
NODEID 0003ed5a
DEPEND DDFFAMILY /user/als/data/alOOO/family .ddf 6062d6e3
DEPEND DDFDIE /user/als/data/al000/al020a/diel020a . ddf 362672b9
DEPEND DDFPACKAGE /user/als/data/al000/al020a/lcc68 .ddf 61c2ce59
DEPEND PLACEAFL . /ixaip/ixaip . afl 778da8e2
DEPEND PLACEIPF . /ixaip/ixaip . ipf 95cc23f2
VAR DDFDIE /user/als/data/al000/al020a/diel020a . ddf
VAR DDFFAMILY /user/als/data/alOOO /family . ddf
VAR DDFPACKAGE /user/als/data/al000/al020a/lcc68 . ddf
VAR PLACEAFL . /ixaip/ixaip . afl
VAR DVDCRT . /ixaip/ixaip . crt
VAR ADLIB /user/als/data/al000/adl05.1ib
VAR PLACEIPF . /ixaip/ixaip . ipf
VAR RESTRICTPROBEPINS 1
VAR DEFSYS /user/als/data/system. def
VAR DEFUSR /user/mdd2257/mdd2257 . def
VAR DEFDES . /ixaip/ixaip .def
VAR QUIETDEFOPENFAIL 1
ENDHEADER
DEF ixaip.
NET 07 ; ;
PIN:8.
NET II;;
PIN: 12.
NET 18; ;
PIN:16.
NET 01 ; ;
PIN:53 .
NET OHO ; ;
PIN:19 .
NET EXTCLK ; ;
PIN:22.
NET 04 ; ;
PIN:60 .
NET 14; ;
PIN:3 .
NET SWV; ;
PIN:50.
NET 15;
PIN:5.
NET 12;
PIN: 6.
NET IHO;
PIN:7.
NET SWZ;
PIN:51.
NET SWC ; ;
PIN:48.
NET 03 ; ;
PIN: 52.
NET 02 ; ;
PIN: 61.
NET 10; ;
PIN: 13 .
NET 08 ; ;
PIN:62.
NET IHI ; ;
PIN:9.
NET 17 ; ;
PIN: 10.
NET OO ; ;
PIN: 63 .
NET 13 ; ;
PIN: 18.
NET 05 ; ;
PIN:64.
NET SWS ; ;
PIN: 67 .
NET OHI ; ;
PIN:20.
NET IPRESET; ;
PIN: 17-
NET 16;;
PIN: 68.
NET SWN; ;
PIN: 47 .
NET 06; ;
PIN:65.
END.
2. Placement Information
HEADER
FILEID PLACEINFO . /ixaip/ixaip .pli 8461c246
CHECKSUM 8461c246
PROGRAM certify
VERSION 1.14
NODEID 0003ed5a
DEPEND DDFFAMILY /user/als/data/alOOO/family . ddf 6062d6e3
DEPEND DDFDIE /user/als/data/al000/al020a/diel020a .ddf 362672b9
DEPEND DDFPACKAGE /user/als/data/al000/al020a/lcc68 . ddf 61c2ce59
DEPEND PLACEAFL . /ixaip/ixaip .afl 778da8e2
DEPEND PLACEPIN . /ixaip/ixaip .pin 3 6d62c61
VAR DDFDIE /user/als/data/al000/al020a/diel020a . ddf
VAR DDFFAMILY /user/als/data/alOOO/family . ddf
VAR DDFPACKAGE /user/als/data/al000/al020a/lcc68 .ddf
VAR PLACEAFL . /ixaip/ixaip . afl
VAR DVDCRT . /ixaip/ixaip . crt
VAR ADLIB /user/als/data/al000/adl05.1ib
VAR PLACEPIN . /ixaip/ixaip .pin
VAR PLACEIPF . /ixaip/ixaip . ipf
VAR PLACEABSOLUTECRITCOEFF <NOT-SET>
VAR PLACEABSOLUTEFASTCRITCOEFF <NOT-SET>
VAR PLACEVERTUNCRITCOEFF <NOT-SET>
VAR PLACEHORUNCRITCOEFF <NOT-SET>
VAR PLACEVERTCRITCOEFF <NOT-SET>
VAR PLACEVERTFASTCRITCOEFF <NOT-SET>
VAR PLACEHORCRITCOEFF <NOT-SET>
VAR PLACEHORFASTCRITCOEFF <NOT-SET>
VAR PLACECLOCKBALANCESTRENGTH 0
ENDHEADER
Average horizontal net length is 7.19751 columns.
A total of 39 nets need long horizontal tracks.
A total of 31 nets need long vertical tracks.
Automatic Placement completed successfully
The design has 481 routed (excluding GND, VCC, global CLKs ) nets.
450 nets need no long vertical tracks,
av. horiz. length for these nets is 6.0178, av. fanout 2.6067-
31 nets need to use long vertical routing tracks.
31 of such tracks are of the standard type (LVT),
av . horiz. length for these nets is 24.3226, av . fanout
7 .5161.
List of all nets using standard long vertical tracks (LVT) to route:
The net I$96/N$667 driven at location XY = ( 3 , 9) uses an LVT.
LVT data: column = 20, Y-span = ( 8, 0) .
Net data: fanout = 8, Y-spread of inputs = ( 9, 1) .
The net I$96/N$64 driven at location XY = (12,13) uses an LVT.
LVT data: column = 12, Y-span = (14, 0) .
Net data: fanout = 1, Y-spread of inputs = ( 4, 4) .
The net I$96/N$49 driven at location XY = (15,13) uses an LVT.
LVT data: column = 19, Y-span = (14, 0).
Net data: fanout = 1, Y-spread of inputs = ( 5, 5).
The net I$96/N$320 driven at location XY = (16, 2) uses an LVT.
LVT data: column = 7, Y-span = ( 7, 0) .
Net data: fanout = 3, Y-spread of inputs = ( 7, 3)
The net I$96/N$169 driven at location XY = (13, 2) uses an LVT.
LVT data: column = 13, Y-span = ( 8, 0).
Net data: fanout = 4, Y-spread of inputs = ( 7, 1).
The net I$95/N$362 driven at location XY = (12, 5) uses an LVT.
LVT data: column =31, Y-span = (14, 0).
Net data: fanout = 12, Y-spread of inputs = (13, 0)
The net I$95/N$361 driven at location XY = (18, 1) uses an LVT.
, LVT data: column = 24, Y-span = (14, 0) .
Net data: fanout = 12, Y-spread of inputs = (13, 1) .
The net I$95/N$34 driven at location XY = (33, 1) uses an LVT.
LVT data: column = 29, Y-span = (14, 0).
Net data: fanout = 16, Y-spread of inputs = (12, 0).
The net I$95/N$30 driven at location XY = (37, 1) uses an LVT.
LVT data: column =35, Y-span = (14, 0) .
Net data: fanout = 16, Y-spread of inputs = (12, 0).
The net I$95/N$26 driven at location XY = (38, 1) uses an LVT.
LVT data: column = 40, Y-span = (14, 0) .
Net data: fanout = 16, Y-spread of inputs = (13, 0).
The net I$95/N$22 driven at location XY = (31, 0) uses an LVT.
LVT data: column = 37, Y-span = (14, 0) .
Net data: fanout = 16, Y-spread of inputs = (13, 0).
The net N$99 driven at location XY = (11,11) uses an LVT.
LVT data: column = 11, Y-span = (14, 0) .
Net data: fanout = 3, Y-spread of inputs = (12, 1).
The net N$97 driven at location XY = (14,11) uses an LVT.
LVT data: column = 6, Y-span = (14, 0) .
Net data: fanout = 3, Y-spread of inputs = (12, 1).
The net N$9 6 driven at location XY = (17,11) uses an LVT.
LVT data: column = 25, Y-span = (14, 0) .
Net data: fanout = 3, Y-spread of inputs = (12, 1).
The net N$945 driven at location XY = (19, 3) uses an LVT.
LVT data: column = 33, Y-span = ( 8, 0).
Net data: fanout = 16, Y-spread of inputs = ( 8, 3).
The net N$944 driven at location XY = ( 4,10) uses an LVT.
LVT data: column = 14, Y-span = (14, 0) .
Net data: fanout = 10, Y-spread of inputs = (13, 2).
The net N$88 driven at location XY = (28, 7) uses an LVT.
LVT data: column = 32, Y-span = (14, 0) .
Net data: fanout = 2, Y-spread of inputs = (10, 1).
The net N$821 driven at location XY = (11,13) uses an LVT.
LVT data: column = 15, Y-span = (14, 0).
Net data: fanout = 11, Y-spread of inputs = (14, 2) .
The net N$578 driven at location XY = ( 0, 4) uses an LVT.
LVT data: column = 2, Y-span = (14, 0).
Net data: fanout = 13, Y-spread of inputs = (10, 6).
The net N$336 driven at location XY = (20, 2) uses an LVT.
LVT data: column = 16, Y-span = (14, 0) .
Net data: fanout = 1, Y-spread of inputs = ( 8, 9) .
The net N$288 driven at location XY = (23,12) uses an LVT.
LVT data: column = 18, Y-span = (14, 0).
Net data: fanout = 2, Y-spread of inputs = ( 5, 5) .
The net N$284 driven at location XY = (22, 9) uses an LVT.
LVT data: column = 22, Y-span = (14, 0) .
Net data: fanout = 2, Y-spread of inputs = ( 6, 5).
The net N$249 driven at location XY = (20, 0) uses an LVT.
LVT data: column = 27, Y-span = (14, 0).
Net data: fanout = 8, Y-spread of inputs = (12, 4).
The net N$248 driven at location XY = ( 5, 5) uses an LVT.
LVT data: column = 28, Y-span = (14, 0) .
Net data: fanout = 8, Y-spread of inputs = (10, 1) .
The net N$23 3 driven at location XY = ( 4, 4) uses an LVT.
LVT data: column = 10, Y-span = (14, 6) .
Net data: fanout = 3, Y-spread of inputs = (13, 5) .
The net N$230 driven at location XY = ( 6,13) uses an LVT.
LVT data: column = 5, Y-span = (14, 0) .
Net data: fanout = 8, Y-spread of inputs = (14, 2) .
The net N$180 driven at location XY = ( 8, 6) uses an LVT.
LVT data: column = 8, Y-span = (14, 0) .
Net data: fanout = 4, Y-spread of inputs = ( 9, 3) .
The net N$17 8 driven at location XY = (21, 9) uses an LVT.
LVT data: column = 34, Y-span = (14, 0) .
Net data: fanout = 6, Y-spread of inputs = (10, 4) .
The net N$1043 driven at location XY = (14,13) uses an LVT.
LVT data: column = 21, Y-span = (14, 0) .
Net data: fanout = 10, Y-spread of inputs = (14, 3)
The net N$102 driven at location XY = ( 0, 9) uses an LVT.
LVT data: column = 9, Y-span = (14, 0) .
Net data: fanout = 10, Y-spread of inputs = (13, 1) .
The net N$101 driven at location XY = ( 6,11) uses an LVT.
LVT data: column = 3, Y-span = (14, 0).
Net data: fanout = 5, Y-spread of inputs = (13, 5) .
3. Validation File (ixaip.vld)
HEADER
FILEID DVDCHK . /ixaip/ixaip .vld ac6f3b89
CHECKSUM ac6f3b89
PROGRAM certify
VERSION 1.14
NODEID 0003ed5a
DEPEND DVDCRT . /ixaip/ixaip . crt 9 5cc23f2
DEPEND DVDAFL . /ixaip/ixaip . afl 778da8e2
DEPEND DVDIPF . /ixaip/ixaip . ipf 9 5cc23f2
VAR DVDCRT . /ixaip/ixaip . crt
VAR DVDAFL . /ixaip/ixaip .afl
VAR DVDIPF ./ixaip/ixaip. ipf
ENDHEADER
Design variables:
DESIGN = ixaip
DIE = 1020a
PACKAGE = lcc 6 8
ADLIB = /user/als/data/al000/adl05.1ib
Loaded design netlist.
Loaded pin locations.
Loaded net criticalities .
Beginning Pass 1...
Checking definition
Checking definition
Checking definition
Checking definition
Checking definition
Checking definition
Checking definition
Checking definition
Checking definition
Checking definition
Checking definition
Checking definition
Checking definition
Checking definition
Checking definition
Checking definition
Checking definition
Checking definition
Checking definition
Checking definition
Checking definition
Checking definition
Checking definition
Checking definition
Checking definition
Checking definition
Checking definition
Checking definition
Checking definition
ADLIB :MX4. .
ADLIB :AND2.
ADLIB :OR2. .
ADLIB :AND3B.
ADLIB: XOR.
ADLIB:AND3A.
ADLIB: GND.
ADLIB:AND2A. . .
ADLIB :DFE1B_0.
ADLIB :DFE1B_1.
ADLIB :DFE1B. . .
ADLIB :TA377. . .
ADLIB :AND3 . . .
DS. . .
ADLIB :OUTBUF. .
ADLIB :INBUF. . .
ADLIB :MX2.
ADLIB :BUF.
ADLIB :A01.
ALUBIT. . .
ADLIB :0R3 .
ADLIB :XNOR.
ADLIB :OR4.
ADLIB :NOR2
ADLIB.-XA1.
ALU . . .
ADLIB :A01A. . .
ADLIB :AND4A_0.
ADLIB :AND4A 1.
Checking definition ADLIB :AND4A. .
Checking definition ADLIB:DLC_0 . .
Checking definition ADLIB:DLC...
Checking definition ADLIB :DLC8A. .
Checking definition ADLIB :DFM3_0 .
Checking definition ADLIB :DFM3_1 .
Checking definition ADLIB :DFM3 .. .
Checking definition ADLIB :DFC1A_0 ,
Checking definition ADLIB : DFC1A_1 ,
Checking definition ADLIB :DFC1A. .
Checking definition CLKPHI . . .
Checking definition ADLIB :0R2A.
Checking definition ADLIB :0A1..
Checking definition ADLIB :X01..
Checking definition ADLIB :AND4C,
Checking definition ADLIB :AND4B,
Checking definition ADLIB:INV..
Checking definition ADLIB:A02..
Checking definition ADLIB :AND4D_0 .. .
Checking definition ADLIB :AND4D_1 .. .
Checking definition ADLIB :AND4D .. .
Checking definition ADLIB :MX8...
Checking definition ADLIB:A03...
Checking definition CU. . .
Checking definition ADLIB :DFC1_0 .. .
Checking definition ADLIB :DFC1_1 .. .
Checking definition ADLIB:DFC1 . . .
Checking definition REGBLK. . .
Checking definition IOU. . .
Checking definition ixaip...
Checking global and external connections...
Checking physical consistency
Calling the Combiner. . .
Beginning Pass 2 . . .
Checking definition ADLIB:AND2, used 67 times...
Checking definition ADLIB :DFE1B_0 , used 48 times...
Checking definition ADLIB : DFE1B_1 , used 48 times...
Checking definition ADLIB:DFE1B, used 48 times
Checking definition ADLIB :A01, used 20 times.
Checking definition ADLIB :BUF, used 13 times.
Checking definition ADLIB :MX2, used 37 times.
Checking definition ADLIB :AND3A, used 17 times
Checking definition ADLIB :OR3, used 14 times.
Checking definition ADLIB :A01A, used 3 times.
Checking definition ADLIB :DLC_0, used 24 times
Checking definition ADLIB:DLC, used 24 times.
Checking definition ADLIB :XOR, used 37 times.
Checking definition ADLIB :INV, used 5 times..
Checking definition ADLIB :OUTBUF, used 16 times.
Checking definition ADLIB :OR2, used 19 times,
Checking definition ADLIB :INBUF, used 13 times.
Checking definition ADLIB :DFM3_0 , used 3 times.
Checking definition ADLIB :DFM3_1, used 3 times.
Checking definition ADLIB:DFM3, used 3 times..
Checking definition ADLIB:XNOR, used 2 times..
Checking definition ADLIB:MX4, used 18 times...
Checking definition ADLIB :AND2A, used 20 times.
Checking definition ADLIB :XA1...
Checking definition ADLIB :DFC1A_0, used 4 times
Checking definition ADLIB :DFC1A_1, used 4 times
Checking definition ADLIB:DFC1A, used 4 times..
Checking definition ADLIB:AND3, used 11 times..
Checking definition ADLIB:AND3B, used 6 times..
Checking definition ADLIB : 0R4 , used 9 times...
Checking definition ADLIB : DFC1_0 , used 10 times
Checking definition ADLIB :DFC1_1, used 10 times
Checking definition ADLIB:DFC1, used 10 times..
Checking definition ADLIB :AND4B, used 3 times..
Checking definition ADLIB :0R2A. . .
Checking definition ADLIB:X01...
Checking definition ADLIB :N0R2 .. .
Checking definition ADLIB :0A1...
Checking definition ADLIB :AND4A_0
Checking definition ADLIB :AND4A_1
Checking definition ADLIB :AND4A. .
Checking definition ADLIB :AND4D_0
Checking definition ADLIB: AND4D_1
Checking definition ADLIB :AND4D. .
Checking definition ADLIB:A03...
Checking definition ADLIB:AND4C, used 2 times...
Checking definition ADLIB:A02...
Checking definition ixaip...
Checking global and external connections...
VLD3202: WARNING : Fanout of 12 exceeds recommended
Net N$228
VLD3202: WARNING : Fanout of 16 exceeds recommended
Net N$239
VLD3202: WARNING : Fanout of 13 exceeds recommended
Net N$578
VLD3202: WARNING : Fanout of 12 exceeds recommended
Net N$804
VLD3202: WARNING : Fanout of 11 exceeds recommended
Net N$81
VLD3202: WARNING : Fanout of 11 exceeds recommended
Net N$821
VLD3202: WARNING : Fanout of 11 exceeds recommended
Net N$944
VLD3202: WARNING : Fanout of 16 exceeds recommended
Net N$945
VLD3202: WARNING : Fanout of 16 exceeds recommended
Net I$95/N$22
VLD3202: WARNING : Fanout of 16 exceeds recommended
Net I$95/N$26
VLD3202: WARNING : Fanout of 16 exceeds recommended
Net I$95/N$30
VLD3202: WARNING : Fanout of 16 exceeds recommended
Net I$95/N$34
VLD3202: WARNING : Fanout of 12 exceeds recommended
Net I$95/N$361
VLD3202: WARNING : Fanout of 12 exceeds recommended
limit
limit
limit
limit
limit
limit
limit
limit
limit
limit
limit
limit
limit
limit
of 10.
of 10.
of 10.
of 10.
of 10.
of 10.
of 10.
of 10.
of 10.
of 10.
of 10.
of 10,
of 10 ,
of 10.
Net I$95/N$362
VLD3202: WARNING : Fanout of 11 exceeds recommended limit of 10.
Net I$96/N$701
Checking physical consistency...
VLD5300: Design uses:
468 logic modules
29 io modules
1410 module inputs driven by 481 signal nets with 2.93 average fanout.
0 errors and 15 warnings .
VLD2600: This design contains 15 nets with fanouts greater than
the recommended limit of 10. You are strongly advised to keep
net fanouts below 10 .
VLD2601: The probability of successfully routing this design is 91%.
Appendix I - MC68008-based Program Controller
This appendix contains an assembler listing of the simple program controller
written for the MC68008 board which was used with the FPGA-based processor.
The program uses the parallel output chip on the board to implement the
handshaking and data transfer to the processor. It reads data back from the chip
after any WRIT instruction is sent. The program to be sent is stored as a memory
image in the 68000 code; this can be modified by overlaying other programs. The
number -1 (FFFF hex) is used to signal the end of the program.
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